A Novel Methodology Based On Matrix Converter for Voltage and Current Source Inverters

Amit Kumar Sinha¹, Mridul Pandey², R. Gandhi³

Department of Electrical and Electronics, PG Scholar, Gnanamami College of Engineering, Namakkal, India
Department of Electrical and Electronics, Assistant Professor, Gnanamami College of Technology, Namakkal, India
Head of the Department of Electrical and Electronics, Gnanamami College of Engineering, Namakkal, India

Abstract—A new Pulse Width Modulation algorithm is presented which derives from ac-ac matrix converter theory. It can be used to implement either a Voltage Source or a Current Source Inverter, using only conventional bridge topologies. The resultant modulation strategy produces minimum low order ac harmonics, yet it is readily capable of being computed on-line in a single switching cycle by a low-cost microprocessor at switching frequencies of up to several kHz. The new algorithm also allows independent control of the output waveform magnitude and frequency, and provides for a wide range of operation without changing the switching frequency. Furthermore, the strategy guarantees dc source current continuity for the Current Source Inverter topology, which still allowing the ac output current to step change to a new value within one switching cycle. The paper presents theory, simulation results and experimental results showing the new algorithm in operation.

Keywords—Matrix Converter, Voltage Source Inverter, Current Source Inverter, PWM, Low order Harmonic.

I. INTRODUCTION

In the last decade, considerable research effort has gone into the development of Pulse Width Modulation (PWM) strategies for Voltage Source Inverters (VSI) and Current Source Inverters (CSI) to achieve the maximum possible range of output voltage or current whilst satisfying the conflicting requirements of minimum low order harmonics (achieved by increased switching times) and minimum switching losses (achieved by reducing the number of switch transitions per second). The algorithms that have resulted can be broadly grouped into one of two categories, viz.

- Variations and developments of the standard "sine-triangle" PWM algorithm. This category includes regular symmetric and regular asymmetric PWM, which were developed for implementation using digital microprocessors.
- Various harmonic elimination and optimization strategies, which implement a PWM strategy optimized for a specific goal. The elimination of low order harmonics is a common objective. Many of the PWM algorithms that have been proposed are quite computationally intensive (especially the harmonic elimination techniques), and cannot be computed on-line within one switching cycle. This is an increasing limitation as switching frequencies increase with new power electronic devices. A common solution to resolve the conflicting requirements of increased PWM switching speeds and more sophisticated control requirements is to store a number of pre-calculated optimal switching tables in computer memory. This approach generally has resolution limitations, and requires techniques such as sub-optimal interpolation and "gear ratio" changing to provide an extended or more accurate range of inverter operation. Irrespective of the PWM algorithm that is used, inverters used in variable speed drive applications are required to produce a sinusoidal variable frequency output voltage or current with adjustable output magnitude, preferably whilst generating a minimum of low order harmonics. In many applications, the output waveform frequency and magnitude are linked by a fixed relationship. For example, Voltage Source Inverters usually are arranged to produce an output voltage with a constant voltage/frequency ratio, to maintain constant magnetizing current in the driven induction motor. However, additional output voltage magnitude control may be sometimes needed to compensate for varying dc input voltage, non-linear machine magnetizing characteristics, etc. As a further example, Current Source Inverters have the additional requirement to maintain...
current continuity from the dc current source, which places constraints on the PWM algorithm that can be implemented. Modulation strategies which are computed off-line and interpolated on-line from stored tables generally cannot accommodate these additional control requirements. In a recent research it is showed how ac-ac matrix converter theory could be adapted to implement an PWM controlled rectifier bridge with minimum low order harmonics, controllable input power factor, direct on-line computation of the required switching intervals, and no increase in the number of switches in the bridge. This paper extends this work to use ac-ac matrix converter theory to achieve substantially improved control of standard Voltage and Current Source Inverter bridge topologies, without requiring additional switching devices. The result is a VSI/CSI modulation strategy which produces minimum low order ac harmonics and is readily capable of being computed online in a single switching cycle by a low-cost microprocessor. The algorithms derive the required switching intervals directly from cosine tables, which can be stored to any desired level of angular resolution, and they can independently adjust the magnitude and frequency of the output waveform. Furthermore, since the modulation functions are defined directly in terms of the output voltage/current phasor magnitude and angle, the modulation strategy can be readily adapted to field-orientated control drive applications. Finally, the CSI algorithm guarantees that dc source current continuity is always maintained, whilst allowing the ac output current to step change within one switching cycle. Any current shoot-through that is required is implicitly generated by the computation algorithm.

II. SUMMARY OF MATRIX CONVERTER THEORY

Matrix converters were first proposed in 1976, and were then investigated as a generalized high frequency ac-ac switching matrix in 1981. A more recent investigation showed how the addition of third harmonic voltage components can extend the transfer ratio of a matrix converter to 0.866, the theoretical maximum that can be achieved. The general topology of a three phase ac-ac matrix converter is shown in Figure 1, and consists of nine bi-directional switches arranged in a matrix so that any input phase can be connected to any output phase. In principle, for a given set of input phase voltages, any desired set of output voltages can be synthesized by suitably toggling the matrix.

Mathematically, the fundamental requirement of the bridge is given a set of 3 phase input voltages:

$$\begin{align*}
    V_{i1}(t) = & \begin{cases} 
        V_{11}(t) & \text{if } V_{i1}(t) > 0 \\
        V_{12}(t) & \text{if } V_{i1}(t) < 0 \\
        V_{13}(t) & \text{if } V_{i1}(t) = 0 
    \end{cases} \\
    V_{i2}(t) & = \begin{cases} 
        V_{21}(t) & \text{if } V_{i2}(t) > 0 \\
        V_{22}(t) & \text{if } V_{i2}(t) < 0 \\
        V_{23}(t) & \text{if } V_{i2}(t) = 0 
    \end{cases} \\
    V_{i3}(t) & = \begin{cases} 
        V_{31}(t) & \text{if } V_{i3}(t) > 0 \\
        V_{32}(t) & \text{if } V_{i3}(t) < 0 \\
        V_{33}(t) & \text{if } V_{i3}(t) = 0 
    \end{cases}
\end{align*}$$

(1)

determine the switching function $M(t)$ which will produce the set of three phase output voltages:

$$
    M(t) = \begin{cases} 
        V_{o1}(t) & \text{if } V_{o1}(t) > 0 \\
        V_{o2}(t) & \text{if } V_{o2}(t) < 0 \\
        V_{o3}(t) & \text{if } V_{o3}(t) = 0 
    \end{cases}
\right]
$$

(2)

Considering the initial output phase equal to zero then venturini shows that in order to have maximum gain $(q_{max} = 0.86)$ following equation (3) should be considered:

$$
    v_o(t) = v_i(t) - \frac{V_o}{2} (\omega_o t + \phi_o)
$$

(3)

$q = \frac{q_i}{q_{max}} = \frac{V_o}{V_i}$

Where $q_i$ is the relative voltage gain. It is computed in such a way that the output voltage is always constant. In the same way, the input currents are also shown by expression (4):
\[ I_i(t) = M_i^T(t) \cdot I_o(t) = q \cos(\omega_i t) \cos(\omega_0 t) \]

Where \( K \) is a matrix defined as:

\[
\begin{bmatrix}
\cos (\omega_0 t + \varphi_i) \\
\cos (\omega_0 t + 2\pi/3 + \varphi_i) \\
\cos (\omega_0 t + 4\pi/3 + \varphi_i)
\end{bmatrix}
\]

In order to obtain matrix \( [M] \) which is known as modulation matrix the following equations (4) must be solved and that the following active power balance equation must be satisfied with,

\[ q[ \cos (\omega_0 t)] = [M_{11} M_{12} M_{13}] \begin{bmatrix}
\cos (\beta_0 t) \\
\cos (\beta_0 t + 120) \\
\cos (\beta_0 t + 240)
\end{bmatrix} \]

where \( \beta = \frac{\text{Vo}}{\text{Vi}} \) \{1 \tan (\text{input pf angle}) \} \] with \( \omega_m = (\omega_0 + \alpha_0) \) will results in:

\[ q[\cos(\omega_0 t)] = \frac{1}{2} \{ \cos(\omega_0 t) + \cos(2\omega_0 + \omega_0) t + \cos(\omega_0 + \omega_0) t + \cos(2\omega_0 + \omega_0) t + 120] \}

\[ = \frac{3}{2} \cos(\omega_0 t) \] (6)

which simplifies to:

\[
\begin{align*}
M_{11} &= \frac{2q}{3} \cos(\omega_0 + \omega_0) \\
M_{12} &= \frac{2q}{3} \cos(\omega_0 + \omega_0 + 120) \\
M_{13} &= \frac{2q}{3} \cos(\omega_0 + \omega_0 + 240)
\end{align*}
\]

But with \( \omega_m = (\omega_0 - \alpha_0) \) results simplifies to:

\[
\begin{align*}
M_{11} &= \frac{2q}{3} \cos(\omega_0 - \omega_0) \\
M_{12} &= \frac{2q}{3} \cos(\omega_0 - \omega_0 + 120) \\
M_{13} &= \frac{2q}{3} \cos(\omega_0 - \omega_0 + 240)
\end{align*}
\]

Since the element \( 0 \leq m_k \leq 1 \), if the constraint below applied:

\[ \sum_{j=1}^3 m_{ij} = 1, i = 1, 2, 3. \] (7)

For unity power factor:

\[ m_{ij} = \frac{1}{2} [m_{ij}^* + m_{ij}^-] \]

The same procedure is applied for the second row of matrix (2) and has to satisfy (4), matrix \( M \) can be represent by:

\[ m_{ij} = \frac{1}{3} [1 + q\cos(\omega_0 + \omega_0) t + \cos(\omega_0 - \omega_0) t + \cos(\alpha_0 - \omega_0) t + \cos(\omega_0 - \omega_0) t] \]

\[ \text{m}_k = \frac{1}{3} [1 + 2q[ \cos(\omega_0) t_j \cos(\omega_0) t_k].] \]

Since \( q = \frac{V_{oj}(\text{Max})}{V_{inK}(\text{Max})} \) then,

\[ \text{m}_k = \frac{1}{3} [1 + 2V_{oj}(\text{Max})/V_{inK}(\text{Max})] \cos(\omega_0) t \times \cos(\omega_0) t] \] (8)

Which is: \( m_k = t_k/T_S = \frac{1}{3} [1 + 2 \cos(\omega_0) t \times \cos(\omega_0) t] \)

Where: \( V_o = V_{oj}(\text{Max}) \) \[ \cos(\omega_0) \text{t} \text{ i-1} 2 \pi/3 \], \( i=1,2,3 \) and \( j = a,b,c \). \( V_{inK} = V_{inK}(\text{Max}) \times \cos(\omega_0) t \) t , \( m_{ij} = t_j/t = [1 + (2 V_{inK} V_{oj})/V_i] \)

\[ i = A,B,C \text{ and } j = a,b,c \]

III. REDUCTION OF MATRIX CONVERTER TO VOLTAGE SOURCE INVERTER

To operate a matrix converter as a Voltage Source Inverter, the input frequency \( \omega_0 \) is set to zero, and the input offset angle \( \theta \) is set to zero. The three phase input voltages (1) then become:

\[
\begin{bmatrix}
V_i(t) \\
V_{vi}(t) \\
V_{vi}(t)
\end{bmatrix} = \begin{bmatrix}
\text{Vi} \\
-Vi/2 \\
-Vi/2
\end{bmatrix}
\]

Furthermore, current continuity restrictions on the output side of the converter mean that one switch of the pairs \((S1,S2), (S4, S5), (S7,S8)\) must be on at any time. Consequently the reverse conduction section of each of these six “bi-directional” switches can be deleted. This reduction can be illustrated by considering the conditions of a forward current flowing out through output terminal \( V_{ol} \). If switch S1 is off, the reverse diode across switch S2 will conduct the output current. When switch S1 turns on, it will immediately take over from the S2 reverse diode, and conduct the output current. Thus there is no need for the reverse conduction capability of S1 to be controlled and the reverse conduction active section of this switch can be deleted.

Similar considerations apply to all six switches, and hence the reduction to the conventional VSI bridge topology as shown in Figure 2 is achieved. The converter output voltage magnitude can now be expressed in terms of the actual dc input voltage \( V_{dc} \) rather than the original ac input waveform magnitude \( V_i \), as follows:

\[ V_{dc} = V_{in} - V_{in} = 1.5 \text{ Vi} \] (10)

Since the maximum output voltage that can be achieved from a matrix converter is 0.866Vi, the VSI maximum output voltage magnitude becomes:
V_o(max) = 0.866 V_d/ 1.5 = 1.15 V_d/ 2.

This compares very favorably with conventional high performance PWM algorithms

\[
\begin{align*}
V_{o1}(t) &= m \{ \frac{1}{\sqrt{3}} \cos \omega_0 t \} - \frac{1}{6\sqrt{3}} \cos(3\omega_0 t) + \frac{1}{6} \frac{1}{3} \\
nm_{m1}(t) &= m \{ \frac{1}{\sqrt{3}} \cos(\omega_0 t - \frac{2\pi}{3}) - \frac{1}{6\sqrt{3}} \cos(3\omega_0 t) + \frac{1}{6} \frac{1}{3} \\
nm_{m3}(t) &= m \{ \frac{1}{\sqrt{3}} \cos(\omega_0 t + \frac{2\pi}{3}) - \frac{1}{6\sqrt{3}} \cos(3\omega_0 t) + \frac{1}{6} \frac{1}{3} \\
\end{align*}
\]

Where \( m \) = modulation ratio (0 < m < 1)

Under the significance of:
- \( \omega_0, \theta, \theta_0 \), equal to zero.
- unity power factor irrespective to output power factor.
- calculate only \( m_{m1}(t) \), \( m_{m2}(t) \) and \( m_{m3}(t) \) because of current continuity consideration.

The three expressions in (12) above define the fractional on-time of the three upper switches S1, S4 and S7 in the VSI bridge shown in Figure 2, leaving the lower leg switches S2, S5 and S8 to conduct for the remainder of each switching time period \( \Delta t \). These expressions require three table lookups, three multiplications and three additions for their computation and this can be readily achieved within one switching cycle using a microprocessor with hardware multiply facility. The cosine lookup tables can be stored to any desired degree of accuracy, say to 0.5° for normal applications, and even only an 8 bit multiply allows for 0.5% modulation depth step changes. Hence the new algorithm allows for very fine control of output frequency (i.e. the angular step moved at each \( \Delta t \) period) and voltage magnitude, without requiring multiple lookup tables or variable switching periods.

The algorithm offers additional benefits since the modulation functions are defined directly in terms of output voltage magnitude and cosine angle. For example, it is straightforward to adjust the modulation ratio at each switching period to compensate for a changing dc input voltage, so that constant ac output voltage is achieved. Alternatively, the bridge can switch to any arbitrary output voltage magnitude and phasor angle within one switching period, and this has application for field orientated drive applications. Many other novel applications are also feasible.

IV. REDUCTION OF MATRIX CONVERTER TO CURRENT SOURCE INVERTER.

To operate a matrix converter as a Current Source Inverter, the converter is operated in reverse; with the output frequency \( \omega_0 \) set to zero and the output offset angle \( \theta \), set to 30°. However, to maintain consistency with the earlier equations, the term "output" will be used to refer to the dc source current side, and the term "input" will be used to refer to the resultant ac current side. Under these conditions, with a current source connected to the "output" as shown in Figure 3, the "output" currents become:

\[
\begin{pmatrix}
I_{o1}(t) \\
I_{o2}(t) \\
I_{o3}(t)
\end{pmatrix} = \begin{pmatrix}
I_o \cos 30° \\
0 \\
- I_o \cos 30°
\end{pmatrix}
\]

Since \( I_{o2}(t) \) is zero, (instantaneously and on average, from current continuity considerations), switches S4, S5, S6 from Figure 1 are not required. Furthermore, the remaining switches are constrained by current continuity considerations so as to never short circuit the "input" terminals. Consequently they can only conduct current from the current source in the forward direction, so the reverse conduction switch sections and reverse diodes are not required. Hence the reduction to the conventional
Current Source Inverter topology as shown in Figure 3 is achieved. The converter “input” current magnitude can now be expressed in terms of the actual dc source current $I_{dc}$, as follows:

For $\theta_o = 30^o$, $I_d = I_o \cos (30^o)$

(14)

From power balance considerations, at unity “input” and “output” power factor, the maximum current transfer ratio that can be achieved is $I_1 = 0.866 I_o$, and the CSI maximum “input” current magnitude becomes:

$I_{1(max)} = 0.866 I_{dc}/ \cos (30^o) = I_{dc}$

(15)

i.e. the peak value of the ac “input” current equals the dc source current.

Figure 3: Reduction of general AC-AC Matrix Converter Bridge to conventional Current Source Inverter Topology.

This is the maximum value that can ever be achieved under any CSI modulation strategy. The matrix converter current transfer relationship (8) now reduces to:

$$
\begin{bmatrix}
I_1(t) \\
I_2(t) \\
I_3(t)
\end{bmatrix} =
\begin{bmatrix}
m_{11}(t) & m_{12}(t) & m_{13}(t) \\
m_{21}(t) & m_{22}(t) & m_{23}(t) \\
(1- m_{11}(t) - m_{12}(t)) & (1- m_{13}(t) - m_{32}(t)) & -I_{dc}
\end{bmatrix}
\begin{bmatrix}
I_{dc}
\end{bmatrix}
$$

and the low frequency modulation expressions (16) reduce to:

$$
m_{11}(t) = m[1 - \frac{1}{2} \cos(\omega t) + \frac{7}{36} \cos(2\omega t) - \frac{1}{36} \cos(4\omega t)] + \frac{1}{3}
$$

$$
m_{12}(t) = m[1 - \frac{1}{2} \cos(\omega t - \frac{2\pi}{3}) + \frac{7}{36} \cos(2\omega t + \frac{2\pi}{3}) - \frac{1}{36} \cos(4\omega t - \frac{2\pi}{3})] + \frac{1}{3}
$$

(17)

Under the significance of:

- $\theta_o$, $\theta_s$ equal to zero and $\theta_3$ equal to $360^o$
- unity power factor
- output power factor.
- calculate only $m_{11}(t)$, $m_{21}(t)$, $m_{31}(t)$ and $m_{32}(t)$ because of current continuity consideration.

Similar to the VSI implementation in section III above, the four expressions in (17) define the fractional on-time of the four switches S1, S2, S7 and S8 in the CSI bridge shown in Figure 3, leaving switches S3 and S9 to conduct for the remainder of each switching period $\Delta t$. These expressions require four table lookups, four multiplications and four additions for their computation. The application comments made with regard to the VSI implementation earlier also apply to the implementation of the CSI algorithm using the above modulation expressions. The above development requires that the “input” power factor is set to unity, but this will not occur in a practical situation where the converter is used for a variable speed drive application. The following argument shows that this does not affect the validity of the algorithm.

Assume that the “input” voltages are sinusoidal of the form shown in (1), where $\theta_i$ is the phase angle between the target “input” currents and the “input” voltages, but is NOT used to vary the $\beta$ terms in (5) ($\theta_i$ will usually be somewhat greater than $180^o$ for normal CSI operation to maintain reverse power flow through the converter).

From (4)

$$
V_{O1}(t) = m_{11}(t) V_{i1}(t) + m_{31}(t) V_{i3}(t) + m_{32}(t) V_{i3}(t) + m_{33}(t) V_{i3}(t)
$$

and $V_{m}(t)$ is not required since switches S4, S5 and S6 have been deleted. Substituting for $V_{i3}(t)$ from (17) and invoking current continuity considerations begins, after some manipulation:

$$
V_{O1}(t) = m[\frac{1}{4} \cos \theta i + \frac{7}{24} \cos(3\omega t + \theta i) - \frac{1}{24} \cos(3\omega t - \theta \beta)]
$$

(18)

$$
V_{O1}(t) = m[\frac{1}{4} \cos \theta i + \frac{7}{24} \cos(3\omega t + \theta i) - \frac{1}{24} \cos(3\omega t - \theta \beta)]
$$

(19)

Copyright to IJIRSET www.ijirset.com 841
V. SIMULATION RESULTS

The new algorithms have been extensively tested using simulated physical models of the converter topologies under consideration. These models represent the VSI and the CSI bridges as a set of ideal switches, which are coupled into differential equations representing the load impedances, source impedances and any input or output filters as a network of resistances, inductances and capacitors. The converter switching algorithm to be investigated is then implemented as discrete switch transitions at the required time intervals which cause discontinuities to the voltages or currents applied to this network. The response of the network is calculated by numerical integration of the differential equations, and produces a simulated output which is very close to that which would be produced by a physical bridge (since a real converter operates its switches in exactly the same way). The only differences arise from non-linearity in the real load/source impedances and filter networks, and the non ideal switching characteristics of the switching devices themselves.

In the simulation results that follow, all switched waveforms (i.e. output voltages and input currents) have been passed through a low pass RC filter with a time constant of 500 μsec, to emphasize their low frequency performance. Harmonic analysis has been done after passing the raw switched waveform through a low pass RC filter with a time constant of 50 μsec, to minimize aliasing effects. All simulations have been computed at a fixed switching frequency of 2 kHz. All voltages and currents are in per unit representation.

A. VSI SIMULATION RESULTS

Figure 4(a) presents the output line-to-line voltage produced by the converter operating under the new VSI algorithm at a modulation depth of 0.8 and an output frequency of 30 Hz. Figure 4(b) presents the spectrum of this output voltage. As predicted, there are no significant low order harmonic components present.

Figure 5(a) illustrates the inverter response if an output voltage step frequency change from 20 Hz to 40 Hz is suddenly demanded. Figure 5(b) illustrates the inverter response to a step change in modulation depth from 0.5 to 1. In both cases the response is immediate, and, in the case of the frequency change, smooth.
Figure 5: Voltage Source Inverter. Line-Line Output Voltage: Step Output Frequency and Modulation Changes, 2 kHz Switching Frequency

Figure 6 illustrates one of the ways in which improved inverter performance can be achieved with the new algorithm. Figure 6(a) shows the effect on the ac output voltage with a substantial 300 Hz ripple imposed on the dc input voltage. Figure 6(b) shows the improvement in ac output voltage that can be achieved if the modulation ratio is adjusted at each switching interval to maintain constant output voltage magnitude despite the changing input voltage.

Figure 7(a) presents the “output” current produced by the converter operating under the new CSI algorithm at a modulation depth of 0.8 and an “input” frequency of 30 Hz. Figure 7(b) presents the spectrum of this current. Once more, there are no significant low order harmonic components present.

Figure 8(a) illustrates the inverter response to a step change in modulation depth from 0.8 to 0.3. Figure 8(b) illustrates the response if a step change in the ac current phasor angle of 60° is demanded. The ac current response is immediate: any necessary shoot-through of the dc source current through the bridge is implicitly controlled by the switching timing.

VI. EXPERIMENTAL VERIFICATION

An experimental controller has been constructed to verify the feasibility of computing the new PWM algorithms in real-time. This controller is based on a HD64180 microprocessor, which programs up to six 16 bit hardware timers at every switching cycle. The HD64180 is an 8 bit...
A. VSI Experimental Implementation
For the VSI implementation, a 16 bit microprocessor is used to generate a master interrupt at 500 μsec intervals. This interrupt triggers three one-shot slave timers, whose outputs enable the upper half of the three VSI bridge legs for the one-shot periods (switches S1, S4 and S7). At the end of each one-shot period, the bridge legs fall back to their lower half switch elements (switches S2, S5 and S8 respectively). Simultaneously, the master interrupt causes the microprocessor to compute the three modulation functions that are required to achieve the current values of the output voltage phasor magnitude and angle, and preloads the three one-shot slave timers with these results. These values become active at the next master interrupt.
To complete the implementation, the outputs from the slave timers are fed through interface electronics which inserts a cross-over delay between the upper and lower switch pairs of each leg of the bridge as they change state. The output of this interface electronics directly drives the power transistor base drive circuitry.

B. CSI Experimental Implementation
For the CSI implementation, the controlling 16 bit microprocessor generates a master interrupt at 500 μsec intervals, which triggers two one-shot slave timers. The output of these timers control switches S1 and S7. At the end of their respective one-shot periods, the slave timers trigger another set of one-shot timers, whose outputs control switches S2 and S8 respectively. Switches S3 and S9 are turned on at the end of these second one-shot periods to complete the switching period. Similar to the VSI implementation, the master interrupt also causes the microprocessor to compute the four modulation functions that are required to achieve the instantaneous value of current magnitude and phase angle that is required. These values are then preloaded to the slave one-shot timers as the timers commence counting down the last interval that was preloaded. At present, the CSI implementation has only been developed to the stage of generating the transistor base drive signals.

VI. CONCLUSION
A new Pulse Width Modulation algorithm for both Voltage Source and Current Source Inverters has been presented, derived from ac-ac matrix converter theory. The new algorithm has been shown to have the benefits of:-
- Minimum low order harmonics.
- High maximum transfer ratio.
- Independent control of output waveform magnitude and phase angle.
- Able to be computed on-line in real-time within one switching cycle.
- Fixed switching frequency.
- Instantaneous control of output current magnitude for CSI operation.
The algorithm uses conventional VSI or CSI topologies without requiring additional switch elements. Furthermore, since the modulation strategy is defined directly in terms of the output waveform magnitude and phase angle, it is readily adapted to high performance motor drive applications such as field orientated control.

REFERENCES