Development of Reconfigurable Optimal Decimal Multipliers: An Overview

Prashant R Indurkar¹, Sanjay V Dudul²
Associate Professor, Department of E & T, B D College of Engineering, Sevagram, Wardha, India¹
Professor & Head, Department of Applied Electronics, SGB Amravati University, Amravati (M.S), India²

ABSTRACT: The realization of Multiplication operation is essential for most of the scientific applications as well as in commercial applications like banking, accounting, financial analysis, tax calculation, currency conversion, and insurance etc. Multiplier is a key building block and almost obligatory component in all such applications. That is why reconfigurable PLDs are equipped with dedicated embedded multipliers. The prerequisite of the multiplier implementation is that it should be primarily fast and secondarily efficient in terms of power consumption and chip area. The multiplication involves two basic operations viz. generation of partial products and their accumulation. To speed up the multiplication process, one can reduce the number of partial products to be generated and later, accelerating their accumulation. The design of multiplier depends upon the type, range and precision of data to be processed by the multiplier block viz. fixed point and floating point numbers represented in binary and decimal format.

Since, in electronic computers, binary data can be stored more efficiently and processed faster than decimal data, binary multiplication is suitable for scientific applications due to its mathematical properties and performance advantage. However, the decimal format is preferred for many non-scientific applications because of greater precision and decimal rounding. Thus, current financial, e-commerce and user-oriented applications make an intensive use of integer and fractional numbers represented in decimal radix.

This paper presents an overview of the development of reconfigurable decimal multipliers. The multiplication can be realized using sequential technique where partial products are generated sequentially and each newly generated product is added to previously accumulated partial product. The second method is a parallel multiplier in which partial products are generated in parallel and accumulated using a fast multi-operand adder. The third method is an array multiplier, where array of identical cells are used for generating new partial products; accumulating them simultaneously. In this method, no separate circuits are required for generation and accumulation of partial products which reduces execution time but increases hardware complexity. There are several designs of decimal multipliers which are implemented and synthesized by researchers with improvement in one or more design parameters viz. speed, power, and area. In this paper, the module functionality and performance issues of several designs of decimal multipliers are compared.

KEYWORDS: IEEE 754 2008 Standard, Decimal Multiplier, Floating Point, Fixed Point, Reconfigurable hardware

I. INTRODUCTION

The synthesis of circuits carrying out arithmetic operations has been a central activity, directly related to computer development. For the fulfillment of this activity, there is a need to describe the computer representations of the various number formats that humans use and the implementation of the basic mathematical operations employing various algorithms. These mathematical operations can be implemented in software or hardware or hardware-software co-design.

The primary physical characteristics of digital design are speed, area and power. For a given computing application implementation, several technologies are available along with a large range of tradeoffs between the various aspects of performance, unit cost, and non-recurring costs (including development effort). A software implementation, targeting off-the-shelf microprocessors, is easy to develop and reproduce but will not always provide the best performance. For cost or performance reasons, some applications will be implemented as application specific integrated...
circuit (ASICs). An ASIC provides the best possible performance and may have a very low unit cost, at the expense of a very high development cost. An intermediate approach is the use of reconfigurable circuits, or field-programmable gate arrays (FPGAs).

When it comes to the representation of data/numbers in computers, one can use binary data or decimal data representation. Binary data and binary arithmetic is suitable for scientific applications due to its mathematical properties and performance advantage, since, in electronic computers, binary data can be stored more efficiently and processed faster than decimal data. But, now-a-days, decimal numbers permeate our global economy in commerce, trade, banking, and business, with the proliferation of monetary transactions and increasing demand for financial computations. People represent and exchange information in base 10 and perform calculations applying the rules of decimal arithmetic they are taught at school.

Since, the decimal format is preferred for many commercial applications like banking, accounting, financial analysis, tax calculation, currency conversion, and insurance etc., current financial, e-commerce and user-oriented applications make an intensive use of integer and fractional numbers represented in decimal radix.

General purpose microprocessors generally provide hardware support for binary-to-from-decimal conversions. Very recently, hardware support for decimal arithmetic in mainframe microprocessors was developed but limited to speed up some basic decimal integer arithmetic operations. Therefore, microprocessors had to manage decimal numbers using, mainly, their binary fixed and floating-point arithmetic units, introducing costly performance penalties due to conversion operations. Thus, decimal data is converted to a binary representation before being processed using binary arithmetic and the results are converted back to a decimal representation. For intensive decimal data workloads, these conversion operations contribute significantly to the total processing time.

When it comes to accuracy and errors, the binary floating point units may generate accuracy errors when processing the decimal data directly, since many decimal fractions cannot be represented exactly in binary (for example, \(1/10 = 0.1\) has not an exact binary representation). This is leading to the accumulation of large errors after several decimal operations. In many financial and monetary applications, the errors introduced by decimal to binary conversions are not tolerated and must be corrected since they may violate the legal requirements of accuracy.

When it comes to rounding, binary floating point arithmetic operations perform binary rounding instead of decimal rounding. Consequently, applications, such as financial, commercial, tax, and internet based applications, which are sensitive to representation and rounding errors often require decimal arithmetic.

II. RELATED WORK

The primary motivation for the development of decimal multiplication component is to enable users of computing systems to achieve results from decimal operations that are the same as if performed by hand, albeit tremendously faster. When performing a decimal operation on a system that does not support the storage of decimal numbers, adequate decimal data types, or decimal operations, the result is subject to representation error, conversion error, and rounding (or round off) error. Further, using a system designed for binary arithmetic to perform decimal arithmetic often leads to errors that are difficult to diagnose.

The rounding error would need to occur in software if hardware does not support decimal operations. This is because existing binary operations do not recognize the concept of decimal digits, and therefore, may improperly round the data. Further, it is generally preferable to round a decimal number to a specified number of digits. Having hardware support of decimal operations also has the benefit of significantly faster performance over software support.

III. REVIEW OF REPORTED RELATED PUBLISHED WORK

A. ANALYSIS OF REPORTED WORK FOR DECIMAL64 MULTIPLICATION

Sonia Gonzalez-Navarro et al. [45] presented the first complete design of a BID-based DFP multiplier, which provides correctly rounded results for multiplying IEEE 754-2008 decimal64 numbers. In this design, the number of digits to round off is estimated in parallel with the calculation of the intermediate product and a binary multiplier with carry-save feedback is employed. This approach allows the design to use a single binary multiplier for both significand multiplication and rounding. The design has variable latency to leverage the fact that multiplication results are not often
rounded. The design demonstrates that BID multiplication can be efficiently implemented in hardware with much lower latency than a software implementation. Optimizations decrease the BID multiplier’s area and critical path delay.

The authors have modelled the optimized decimal64 BID (BID64) multiplier in RTL level Verilog and performed synthesis on a 64-bit, 5-stage pipelined version of the DFP multiplier for DPD-encoded operands (DPD64). The synthesis of the design is done using Synopsis Design Compiler TSMC’s tcbn65gplus 65nm CMOS standard cell library with a segmented wire load model. In this technology, a fan-out-of-four (FO4) inverter’s delay is 31.3 ps.

The synthesis results for all DFP multipliers are shown in Table 1. The optimized design (BID64 OPT) has a lower delay and lower area-delay product than all the other multipliers. Although, BID64 ASIL has low area and latency, its worst case delay is very high. In comparison, BID64 PIPE decreases the worst case delay by 73 percent, but increases the area by 19 percent. Compared to BID64 PIPE, BID64 OPT has 2.3 percent less delay and 6.9 percent less area.

It is observed that the DPD64 always produces results in five cycles (latency). Although DPD64 has a throughput of one result per cycle, BID64 OPT can have similar throughput when results do not need to be rounded. However, when results need to be rounded, BID multiplier has a latency of 15 cycles and produces a new result once every 15 cycles. This is because the same data path is used to perform multiplication and rounding, and rounding requires four passes through the multiplier after the original significand multiplication.

Table 1

<table>
<thead>
<tr>
<th>Design</th>
<th>Area A (µm²)</th>
<th>Delay D (ns)</th>
<th>A · D (µm²·ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BID64 OPT</td>
<td>55198</td>
<td>0.84 (27 FO4)</td>
<td>46366</td>
</tr>
<tr>
<td>DPD64</td>
<td>50369</td>
<td>1.04 (33 FO4)</td>
<td>52383</td>
</tr>
<tr>
<td>BID64 ASIL</td>
<td>49729</td>
<td>3.24 (103 FO4)</td>
<td>161122</td>
</tr>
<tr>
<td>BID64 PIPE</td>
<td>59274</td>
<td>0.86 (28 FO4)</td>
<td>59796</td>
</tr>
<tr>
<td>BID64 ASAP</td>
<td>59100</td>
<td>0.81 (26 FO4)</td>
<td>47871</td>
</tr>
</tbody>
</table>

Brian Hickmann, Andrew Krioukov, Michael Schulte and Mark Erle, in their paper [15], presented a fully parallel decimal floating-point multiplier for 64-bit DFP number with significands encoded in the DPD format. The novelty of the design is that it is the first parallel decimal floating-point multiplier offering low latency and high throughput. The design is based on a previously published parallel fixed-point decimal multiplier which uses alternate decimal digit encodings to reduce area and delay. The fixed-point design is extended to support floating-point multiplication by adding several components including exponent generation, rounding, shifting, and exception handling. The Area and delay estimates presented in the paper show a significant latency and throughput improvement with a substantial increase in area as compared to IEEE P754 compliant sequential floating-point multiplier.

To test and analyze the proposed decimal floating-point multiplier, register transfer level models of the design were coded in Verilog, including RTL models of the fixed-point multiplier from. The Verilog models were synthesized using LSI Logic’s gflxp 0.11 µm CMOS standard cell library and Synopsis Design Compiler Y-2006.06-SP1. In addition, the Synopsys’s DesignWare IP library was used extensively to further improve the results. The design was synthesized for a large range of pipeline depths to explore tradeoffs in terms of latency, area, and delay. The synthesis was performed using Synopsys’s auto-pipelining feature, which introduces a small amount of variability in the results. The fan-out-of-four (FO4) inverter delay values are calculated by dividing the critical path delay by 55 ps, which is the delay of an inverter driving four similar inverters in the cell library. The synthesis results are given in Table 2. The results show an 11-stage pipelined version of the presented design significantly outperforms a sequential IEEE P754 floating point multiplier in terms of both latency and throughput, while maintaining a similar clock frequency. The sequential design produces one multiplication result every 21 cycles in the normal case (25 cycle latency). An 11-stage version of design has similar critical path delay, significantly reduced latency, and one result per cycle throughput while incurring a substantial 371% increase in area.
Mark Erle, Michael Schulte and Brian J Hickmann, in their paper [14], presented the design of a decimal floating-point multiplier in which operands are stored in the decimal64 format with Densely Packed Decimal (DPD) encoding. The core of the multiplication algorithm is an iterative (sequential) scheme of partial product accumulation employing decimal carry-save addition to reduce the critical path delay. Novel features of the proposed multiplier include support for decimal floating-point numbers, on-the-fly generation of the sticky bit, early estimation of the shift amount, and efficient decimal rounding, which does not exhibit rounding overflow. RTL models of 64-bit DFP multiplier and its predecessor decimal fixed-point multiplier were coded in Verilog. Both designs were synthesized using LSI Logic’s gflxp 0.11um CMOS standard cell library and the Synopsys Design Compiler. The fan-out-of-four (FO4) inverter delay values are calculated by dividing the critical path delay by 55 ps. The synthesis results are given in Table 3.

Carlos Minchola and Gustavo Sutter, in their paper [30], reported the design and implementation of a hardware module to calculate the decimal floating-point (DFP) multiplication where the 64-bit operands are encoded in DPD format. For synthesis and implementation XST and Xilinx ISE 10.1 tool have been used respectively. The circuits were implemented in a Virtex-4 speed grade -12 using timing constraints. The synthesis results of DFP multiplier and binary multiplier are presented in Table 4.

R.Raafat, et al., in their paper [19], proposed a fully parallel Decimal64 floating point (FP) multiplier compliant to IEEE Standard 754-2008 for floating point arithmetic. The multiplier possesses novel methods to target low latency. The multiplier reads significant, decoded from a densely-packed decimal (DPD) encoding into Binary Coded Decimal (BCD). The design uses a novel BCD–4221 recoding for decimal digits to improve the area and latency of the partial product generation and the partial product reduction tree. Several enhancements were introduced to the design; the final carry propagation adder is implemented using a fully parallel decimal adder with a Kogge-Stone prefix tree, the sticky bit is generated in parallel to the shifter to reduce the critical path delay. The multiplier is modeled using RTL VHDL.
and then it is functionally verified using FPGEN test cases supplied by IBM. The proposed DFP multiplier has a low latency and a small area. The proposed floating point multiplier is hardware verified by integrating into NIOS II processor on Altera Cyclone II FPGA development kit. The combinational design shows about 17% improvement in the Area and Delay product over the parallel decimal floating point multiplier presented in [15]. The synthesis results are given in Table 5.

<table>
<thead>
<tr>
<th>Hardware Design</th>
<th>Delay (ns (FO4))</th>
<th>Area (Nand2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Combinational</td>
<td>7.6 (84.4)</td>
<td>846848.31</td>
</tr>
<tr>
<td>1 stage</td>
<td>7.53 (83.6)</td>
<td>869870.87</td>
</tr>
<tr>
<td>5 stages</td>
<td>2.2 (24.4)</td>
<td>1160125.11</td>
</tr>
<tr>
<td>10 stages</td>
<td>1.52 (16.8)</td>
<td>1293553.81</td>
</tr>
</tbody>
</table>

A. ANALYSIS OF REPORTED WORK FOR 16X16 DIGITS DECIMAL FIXED POINT ITERATIVE MULTIPLICATION

Mark A. Erle and Michael J. Schulte, in their paper [5], presented two novel designs for fixed-point decimal multiplication that utilize decimal carry-save addition to reduce the critical path delay. The decimal multipliers presented in this paper use dedicated hardware to operate at high frequencies with relatively low latencies. First, a multiplier that stores a reduced number of multiplicand multiples and uses decimal carry-save addition in the iterative portion of the design is presented. When multiplying two n-digit operands to produce a 2n-digit product, the multiplier design has a worst-case latency of n + 5 cycles and an initiation interval of n + 5 cycles, where n is the number of significant digits in the multiplier operand. Then, a second multiplier design is proposed with several notable improvements including fast generation of multiplicand multiples that do not need to be stored, the use of decimal (4:2) compressors, and a simplified decimal carry-propagate addition to produce the final product. When multiplying two n-digit operands to produce a 2n-digit product, the improved multiplier design has a worst-case latency of n + 4 cycles and an initiation interval of n + 1 cycles. The area & delay for 16 x16 digit iterative fixed point multiplier is given in Table 6.

<table>
<thead>
<tr>
<th>Latency (cycles)</th>
<th>Throughput (Ops/cycle)</th>
<th>Area (Nand2)</th>
<th>Delay (FO4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>1/17</td>
<td>18550</td>
<td>810 (14.7)</td>
</tr>
</tbody>
</table>

Robert D. Kenney, Michael J. Schulte and Mark A. Erle, in their paper [7], reported an iterative decimal multiplier, which is operated at high clock frequencies and scales well to large operand sizes. A new decimal representation for intermediate products, which allows for a very fast two stage iterative multiplier design, is proposed. Decimal multipliers are synthesized using a 0.11 micron CMOS standard cell library and operate at clock frequencies close to 2 GHz. The latency of the proposed design to multiply two n-digit BCD operands is (n + 8) cycles with a new multiplication able to begin every (n + 1) cycle. The synthesis result for 16 x 16 Iterative Fixed point multiplication are given in Table 7.

<table>
<thead>
<tr>
<th>Latency (cycles)</th>
<th>Throughput (Ops/cycle)</th>
<th>Area (Nand2)</th>
<th>Delay (FO4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>1/17</td>
<td>31550</td>
<td>12.7</td>
</tr>
</tbody>
</table>
Mark A. Erle, Eric M. Schwarz and Michael J. Schulte, in their paper [6], presented a novel design for fixed-point decimal multiplication that utilizes a simple recoding scheme to produce signed-magnitude representations of the operands thereby greatly simplifying the process of generating partial products for each multiplier digit. The partial products are generated sequentially using a digit-by-digit multiplier on a word-by-digit basis, first in a signed-digit form with two digits per position, and then combined via a combinational circuit. As the signed-digit partial products are developed one at a time while traversing the recoded multiplier operand from the least significant digit to the most significant digit, each partial product is added along with the accumulated sum of previous partial products via a signed-digit adder. The implementation requires $n+4$ cycles. The synthesis result for $16 \times 16$ Iterative Fixed point multiplication are given in Table 8.

### Table 8

<table>
<thead>
<tr>
<th>Design</th>
<th>Latency (cycles)</th>
<th>Throughput (Ops/cycle)</th>
<th>Area (Nand2)</th>
<th>Delay FO4 (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>20</td>
<td>1/17</td>
<td>16000</td>
<td>16</td>
</tr>
</tbody>
</table>

B. ANALYSIS OF REPORTED WORK FOR 16X16 DIGITS DECIMAL FIXED POINT PARALLEL MULTIPLICATION

Alvaro Vazquez, Elisardo Antelo and Paolo Montuschi, in their paper [17], reported two novel architectures for parallel decimal multipliers, based on a new algorithm for decimal carry-save multioperand addition that uses a novel BCD–4221 recoding for decimal digits. It significantly improves the area and latency of the partial product reduction tree. Three schemes for fast and efficient generation of partial products in parallel are also presented. The recoding of the BCD–8421 multiplier operand into minimally redundant signed–digit radix–10, radix–4 and radix–5 representations using new recoders reduce the complexity of partial product generation. In addition, SD radix–4 and radix–5 recodings allow the reuse of a conventional parallel binary radix–4 multiplier to perform combined binary/decimal multiplications. Evaluation results show that the proposed architectures have interesting area–delay figures compared to conventional Booth radix–4 and radix–8 parallel binary multipliers and other representative alternatives for decimal multiplication. The synthesis results of decimal radix 10 parallel multiplier and combined binary/decimal parallel multiplier for 64 bit 16 decimal digit input operands are given in Table 9a.

### Table 9a

<table>
<thead>
<tr>
<th>Design</th>
<th>Latency FO4 (cycles)</th>
<th>Area (Nand2)</th>
<th>Delay ps (FO4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decimal Radix 10</td>
<td>54.4 (8)</td>
<td>369238 (605000)</td>
<td>840 (15.3)</td>
</tr>
<tr>
<td>Bin/Dec Radix 4/5</td>
<td>61/71</td>
<td>53500</td>
<td></td>
</tr>
</tbody>
</table>

Tomas Lang and Alberto Nannarelli, in their paper [47], presented implementations of combinational (parallel) decimal Multiplication unit with simpler recoding of the operands which reduces the number of partial product precomputations and uses counters to eliminate the need of the decimal equivalent of a 4:2 adder. The 16-digit radix-10 combinational multiplier has been synthesized using the STM 90 nm CMOS standard cells library and Synopsys Design Compiler. The synthesized unit has a critical path of 2.65 ns and an area of 0.3 mm2 equivalent to the area of about 68, 000 NAND–2 gates. The results show that the combinational decimal multiplier offers a good compromise between latency and area when compared to other decimal multiply units and to binary double-precision multipliers. The comparison of radix–4 and radix–10 multipliers is in Table 9b.
L. Dadda and A. Nannarelli, in their paper [08], discussed the problem of adding the partial products in the combinational decimal multiplier. This addition is done with a tree of decimal carry-save adders [47] and using proposed multi-operand decimal addition, where the sum of each column of the partial product array is obtained first in binary form and then converted to decimal. The synthesis is done using Synopsys Design Compiler and the STMicroelectronics library of standard cells. With a 90 nm technology, total delay (latency) is reduced from 2.65 ns (58.9 FO4) to 2.51 ns (55.8 FO4) by using multi operand decimal addition, while the area is 297,256 µm² in this scheme and 300,000 µm² in the scheme where decimal carry save adders were used. The number logic gates required are 68000 (Area – Nand2).

The result is shown in Table 10.

<table>
<thead>
<tr>
<th>Arch</th>
<th>Latency (FO4)</th>
<th>Area (Nand2)</th>
<th>Throughput (Ops/cycle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Radix-4</td>
<td>31.1</td>
<td>34000</td>
<td>1</td>
</tr>
<tr>
<td>Radix-10</td>
<td>61.16</td>
<td>68000</td>
<td>1</td>
</tr>
</tbody>
</table>

S. Gorgin and G. Jaberipur, in their paper [18], discussed about a method for carry-free addition of decimal numbers, where each equally weighted decimal digit pair of the two operands is partitioned into two weighted bit-sets. The arithmetic values of these bit-sets are evaluated, in parallel, for fast computation of the transfer digit and interim sum. In this fully redundant adder, both operands and sum are redundant decimal numbers with overloaded decimal digit set. This adder is shown to improve upon the latest high performance similar works and outperform all the previous alike adders. This adder and its restricted-input varieties are shown to efficiently fit in the design of a parallel decimal multiplier. The two-to-one partial product reduction ratio that is attained via the adder has lead to a VLSI-friendly recursive partial product reduction tree. Two alternative architectures, reduction schemes, for decimal multipliers are presented; one is slower, but area-improved, and the other one, relatively fast, consumes more area, but is delay-improved. However, both the designs are faster in comparison with previously reported parallel decimal multipliers w.r.t. area and latency comparisons. The comparison result after synthesizing the multipliers using Synopsis Design Compiler using TSMC 0.13 µm standard process show that latencies of proposed multipliers are given below in Table 11.

<table>
<thead>
<tr>
<th>Hardware Design</th>
<th>Delay (FO4)</th>
<th>Area (Nand2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed (Fast)</td>
<td>46.88</td>
<td>48625</td>
</tr>
<tr>
<td>Proposed (Slow)</td>
<td>51.06</td>
<td>39120</td>
</tr>
</tbody>
</table>

G. Jaberipur and A. Kaivani, in their paper [10], discussed about the design of fast parallel decimal multiplication circuits, by presenting two solutions with alternative designs. In order to improve the speed of parallel decimal multiplication, a new PPG method is presented and, fine-tune the PPR method of one of the full solutions and the final addition scheme of the other; thus, assembling a new full solution. The Logical Effort analysis and 0.13 µm synthesis show at least 13% speed advantage, but at a cost of at most 36% additional area consumption. The performance comparison is given in Table 12.
Alvaro Vazquez, Elisardo Antelo and Paolo Montuschi, in their paper [11], describes the architectures of two parallel decimal multipliers in which the parallel generation of partial products is performed using signed-digit radix-10 or radix-5 recodings of the multiplier and a simplified set of multiplicand multiples. The reduction of partial products is implemented in a tree structure based on a decimal multi operand carry-save addition algorithm that uses unconventional (non BCD) decimal-coded number systems. The evaluation results for 16-digit operands show that the proposed architectures have interesting area-delay figures compared to conventional Booth radix-4 and radix-8 parallel binary multipliers and outperform the figures of previous alternatives for decimal multiplication. The area-delay values measured for the SD radix-10 multiplier and SD radix-5 multipliers are given in Table 13.

Liu Han and Seok-Bum Ko, in their paper [43], described a parallel decimal multiplication algorithm with three Components, which are a partial product generation, a partial product reduction, and a final digit-set conversion. First, a redundant number system is applied to recode not only the multiplier, but also multiples of the multiplicand in signed-digit (SD) numbers. Furthermore, a multi-operand SD addition algorithm is presented to reduce the partial product array. Finally, a digit-set conversion algorithm with a hybrid prefix network to decrease the number of the logic gates on the critical path is discussed. The synthesized results under 90 nm technology, after timing delay analysis, is given in Table 14.

IV. OVERALL PERFORMANCE COMPARISON OF THE REPORTED WORK

The overall performance comparison of the reported work on the design of decimal multipliers based on IEEE 754 2008 decimal64 representation is as given below in the Table no.15.
The overall performance comparison of the reported work on the design of $16 \times 16$ digits decimal fixed point parallel multipliers is as given below in the Table no.16. The throughput is 1 as the number of cycles required is 1.

<table>
<thead>
<tr>
<th>Hardware Design</th>
<th>Area (Nand2)</th>
<th>Latency (FO4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Liu Han et al. [43]</td>
<td>49900</td>
<td>43.1</td>
</tr>
<tr>
<td>T. Lang [47]</td>
<td>68000</td>
<td>58.9</td>
</tr>
<tr>
<td>L. Dadda [08]</td>
<td>68000</td>
<td>55.8</td>
</tr>
<tr>
<td></td>
<td>49700</td>
<td>46.5</td>
</tr>
<tr>
<td></td>
<td>79600</td>
<td>53.5</td>
</tr>
<tr>
<td></td>
<td>49500</td>
<td>48.1</td>
</tr>
<tr>
<td></td>
<td>60500</td>
<td>54.4</td>
</tr>
</tbody>
</table>

V. CONCLUSION

The hardware research into decimal formats and operations is motivated by projections that current software decimal solutions may be inadequate for the performance demands of future decimal applications. The multiplication is an important and frequent operation in decimal applications, so it is compelling to investigate it as a component of a decimal hardware implementation based on IEEE 754 2008 standard. The standard includes specifications for decimal formats and operations. In this paper, we have reviewed and investigated the hardware suitability of these formats for reconfigurable decimal hardware implementation with respect to primary physical characteristics of a digital design viz. speed, power and area.

It is observed that the researchers have been targeting this problem for a long time. There exist several enhancements in the design of decimal multipliers for better design parameters but there is no indication that this trend of improvement will stop in future years. It is, most likely, possible to optimize the design further, and proposed future work aims towards it.

REFERENCES

International Journal of Innovative Research in Science, Engineering and Technology
(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 12, December 2016