Design and Implementation of 2.4 GHz band Zigbee Transmitter for an Acknowledgement Frame Using Verilog HDL

Sweatha Sankar T S1
M. Tech Student, Department of Electronics and Communication Engineering, Rajagiri School of Engineering and Technology, Kottakkal, Kerala, India

ABSTRACT: Zigbee standard consists of a set of communication protocols for wireless networking. This standard is suitable for communications with low power and low data-rate devices. This technology was developed for Wireless Personal Area Networks (WPAN). Zigbee Alliance is the development authority of this standard. Zigbee standard is compliant with the IEEE standard 802.15.4 as well since it has adopted the Physical layer (PHY) and Medium Access Control (MAC) layer protocols of IEEE 802.15.4 standard. The implementation cost of zigbee devices are less. This is achieved by simplifying the protocols and reducing the data rates. Zigbee devices are more responsive compared to Bluetooth devices. Most of the time zigbee devices will be in the sleep mode. So the average power consumption will be low.

Main blocks in zigbee transmitter section includes: CRC-16 generator, bit-to-symbol block, symbol-to-chip block, OQPSK block and pulse shaping block. In this paper, the zigbee transmitter blocks are modelled using Verilog HDL, it is then simulated using Xilinx and finally implemented on Virtex-5 LX50T Field-Programmable Logic Array (FPGA).

KEYWORDS: Zigbee, Verilog HDL, FPGA, CRC, Bit-to-symbol, Symbol-to-chip, OQPSK.

I. INTRODUCTION

In the past several years, the technologies in the wireless network area have developed rapidly. The need for low-cost, low-power wireless communication systems have increased. Zigbee technology is very suitable for these requirements. Zigbee standard is developed by the Zigbee Alliance [3]. The Zigbee Alliance was formed in 2002 as a non-profit organization open to everyone who wants to join [10]. The physical layer in the zigbee standard can support three bands: 2.45 GHz band, 915 MHz band and 868 MHz band with channels 16, 10 and 1 respectively. Major applications of zigbee focuses on sensor and automatic control such as health care, industrial control, home automation, remote control and monitoring systems[10].

In the zigbee digital transmitter [2], power amplifier is used after the modulation of signals. This will result in the inter symbol interference. Instead of this power amplifier section, a pulse shaping block can be used [1]. So that the inter symbol interference problem can be solved.

The work in this paper is divided into two stages. 1) Design and coding of different blocks in the zigbee transmitter. 2) Simulation and implementation of the transmitter blocks. The blocks in the transmitter section includes: CRC-16 block, bit-to-symbol block, symbol-to-chip block and finally OQPSK block. After the coding these block using Verilog HDL, simulated the code and obtained the results through Xilinx. It is then implemented on Virtex-5 LX50T FPGA.

Paper is organized as follows. Section II describes the blocks in the transmitter section and the flow of input signals through the blocks. Section III describes the design methodology of the transmitter blocks. Section IV presents experimental results showing the waveforms. Finally, section V presents conclusion.
II. RELATED WORK

The zigbee transmitter blocks are shown in Fig. 1. It consists of CRC-16 generator, Bit-to-symbol block, Symbol-to-chip block and OQPSK block.

![Fig.1. Zigbee transmitter blocks architecture](image)

The working of the transmitter section in Fig. 1 is summarized as follows:

1. **CRC-16 generator**: This block is implemented using 16 shift registers. All the registers are initialized to zero. Then, input bits are shifted into these registers, starting with LSB. Modulo-2 division is performed in this register arrangement. The reminder after the division process is the CRC checksum value. Those 16 bits are appended with the 72 bits input data and passed it to the next block. So next block will have an input of 88 bits in total.

2. **Bit-to-symbol block**: Input data have 88 bits, including 16 bits CRC checksum value. In this block, the four LSBs of each octet are mapped into one data symbol. Then the four MSBs are mapped into another data symbol. So the output of this block has 22 symbols.

3. **Symbol-to-chip block**: This block utilizes DSSS method and each symbol input is mapped into a 32 bits unique PN sequence. So the output will have 704 chips.

4. **OQPSK modulator**: Last block in the transmitter section is the modulator block. In this work OQPSK modulator is used. It has I-phase carriers and Q-phase carriers. These two carriers are delayed by an amount of $T_c$, the output of this modulator will have 352 chips for I-phase and Q-phase respectively.

III. DESIGN METHODOLOGY

A transmission is completed successfully only if the transmitted data reaches the receiver end without any errors. Detection and correction of these errors are one of the major sections in a communication system. Cyclic Redundancy Check (CRC) is one of the most reliable error checking methods available. In this work, CRC-16 is used for the error detection. In the generation of CRC, there is a message polynomial and a generator polynomial. The message polynomial is divided using the generator polynomial. The remainder is the Block Check Character (BCC). This BCC is appended with the message and will send to the next block. In the receiver side, the received data will divided with the same generator polynomial. A zero reminder implies that no errors are occurred during transmission. The division in this is performed by modulo-2 division (XOR operation). The generator polynomial [1] used in this work is

$$P(x) = x^{16} + x^{15} + x^2 + 1$$

CRC-16 generation circuit can be generated using shift registers. It requires 16 shift registers. Fig. 2 shows the CRC-16 generation circuit.
The generation circuit is implemented by using 16 shift registers as shown in Fig. 2. Input 72 bits will go to the CRC-16 generator. The generator will operate according to the CRC polynomial. XOR operation is performed wherever the polynomial terms are valid as shown in Fig. 2. After the operation, 16 bits are generated (BCC). The 72 bits inputs along with these 16 bits are given to the next section.

Outputs from the CRC-16 block along with the input data bits are inserted into the bit-to-symbol block. In this block, each octet is mapped into one data symbol. Each octet of the input is processed through this block sequentially. So the output of this block contains 22 symbols.

Symbol-to-chip block uses DSSS (Direct Sequence Spread Spectrum) technique and maps each symbol from the bit-to-symbol block to a unique PN sequence of 32-bits length [10]. The IEEE 802.15.4 uses this method to improve the receiver sensitivity level and increase the jamming resistance [10]. The DSSS method is also necessary in improving receiver performance in a multipath environment because in most practical scenarios, the transmitted signal may find several different paths to the receiver due to reflections, diffractions and scatterings. These signals have different delays and phase shifts, therefore, the summation will be a distorted signal [12]. Table 1 shows the symbol-to-chip mapping using DSSS method.

<table>
<thead>
<tr>
<th>Data Symbol (Decimal)</th>
<th>Data Symbol (binary) (b0 b1 b2)</th>
<th>Chip Values (c0 c1 ... c31)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>11011001110001101010010011110</td>
</tr>
<tr>
<td>1</td>
<td>1000</td>
<td>1110101001110000110101001010</td>
</tr>
<tr>
<td>2</td>
<td>0100</td>
<td>0010110111011100011010101010</td>
</tr>
<tr>
<td>3</td>
<td>1100</td>
<td>0010010111010110110010101010</td>
</tr>
<tr>
<td>4</td>
<td>0010</td>
<td>00101001001111011101111100011</td>
</tr>
<tr>
<td>5</td>
<td>1010</td>
<td>0011010010010111011010111000</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>1100011101010011001111011000</td>
</tr>
<tr>
<td>7</td>
<td>1110</td>
<td>1001110000011010010101010110</td>
</tr>
<tr>
<td>8</td>
<td>0001</td>
<td>1100101000101110001111011111</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>11011000110011101101100001101</td>
</tr>
<tr>
<td>10</td>
<td>0101</td>
<td>11011011000010001101100000011</td>
</tr>
<tr>
<td>11</td>
<td>1101</td>
<td>01101110110110110110110101000</td>
</tr>
<tr>
<td>12</td>
<td>0011</td>
<td>00001101111111011001010101110</td>
</tr>
<tr>
<td>13</td>
<td>1011</td>
<td>0110000011111111111111011001</td>
</tr>
<tr>
<td>14</td>
<td>0111</td>
<td>10010101000001110111011001000</td>
</tr>
<tr>
<td>15</td>
<td>1111</td>
<td>11001010110000011111111101000</td>
</tr>
</tbody>
</table>
Symbol-to-chip block in the transmitter section uses the mappings in Table 1 to generate output chips. For each data symbol, there is a corresponding 32 bits chip. Each chip is unique. Implemented this table for obtain the functionality of symbol-to-chip block.

Final block is the OQPSK (Offset Quadrature Phase-Shift Keying) block. This modulator is an improved version of QPSK. There are even-indexed chips and odd-indexed chips. This method processes the in-phase (I-phase) signal with a quadrature-phase (Q-phase) signal, and delayed by half a cycle to avoid sudden phase-shift changes [13].

As shown in Fig. 3, to form the offset between I-phase and Q-phase chip modulation, the Q-phase chips shall be delayed by $T_c$ with respect to the I-phase chips. $T_c$ is the inverse of the chip rate. The chip rate is nominally 2 Mchip/s which is 32 times the symbol rate [13]. In-phase (I) carrier is used for the modulation of even-indexed chips and quadrature-phase (Q) carrier is for the odd-indexed chips.

### IV. EXPERIMENTAL RESULTS

Figures show the simulation results of each block in the transmitter section of zigbee. Figs. 4 (a) shows the output of the CRC-16 block, (b) is the output from the bit-to-symbol block, (c) is the obtained output from the symbol-to-chip block and finally (d) is the output from the OQPSK modulator block.

In Fig.4 (a), input signal is represented by crcin. The signal $d[15:0]$ represents 16 bits CRC values. These 16 bits along with the input 72 bits are the input of the bit-to symbol block.
The 88 bits inputs are represented by the signal data [87:0] in Fig.4 (b). In the same figure, different symbol outputs are given. Not all the symbols are shown in the figure. In actual case, there are 22 symbols.

In Fig.4 (c) different chip values are shown according to Table 1. Each symbol from the bit-to-symbol block is mapped into unique chips of 32 bits. The output chips from this block have given to the input of OQPSK modulator.
The simulated output of the modulator block is shown in Fig. 4 (d). In Fig. 4 (d), the signal output gives the simulated output waveform of the OQPSK modulator. This modulated signal is further passed through a pulse shaping block before transmission to avoid inter symbol interferences and other effects of noise. After verifying the working of the transmitter blocks using simulated waveforms, implemented these blocks on Virtex-5 LX50T FPGA.

V. CONCLUSION

This work includes Verilog HDL based design and simulation of Zigbee transmitter blocks and the implementation of these blocks on FPGA. CRC-16 block, Bit-to-symbol block, Symbol-to-chip block and OQPSK modulator block are coded in Verilog HDL and then simulated using Xilinx. Finally these blocks are implemented on Virtex-5 LX50T FPGA.

REFERENCES


BIOGRAPHY

Born in May 1992, Sweatha Sankar T S is currently pursuing Master’s degree in VLSI and Embedded Systems from Rajagiri School of Engineering and Technology, Kakkanad, Kerala. Submitted the work in July 2016.

Earlier, she obtained B.Tech degree in Electronics and Communications from Vidya Academy of Science and Technology, Kerala in 2013.