

e-ISSN: 2319-8753 | p-ISSN: 2320-6710

EDIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

808

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 10, Issue 1, January 2021

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 7.512

9940 572 462

6381 907 438

 \bigcirc







| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

|| Volume 10, Issue 1, January 2021 ||

DOI:10.15680/IJIRSET.2021.1001037

Design of IEEE 754 Floating-Point Multiplier by Vedic Sutra's Application

Charu Verma¹, Ankit Kumar Singh², Ravi Tiwari³

Research Scholar, Dept. of Electronics and Telecommunication, SSGI, Bhilai, Chhattisgarh, India¹

Assistant Professor, Dept. of Electronics and communication, NIT Raipur, Raipur, Chhattisgarh, India²

Assistant Professor, Dept. of Electronics and Telecommunication, SSGI, Bhilai, Chhattisgarh, India³

ABSTRACT: The Technique of Vedic Multiplication is used to implement IEEE 754 Floating point multiplier. The Urdhva-triyakbhyam sutra is used for the multiplication of Mantissa part. The underflow and overflow cases are handled by it. The inputs to the multiplier are provided in IEEE 754, 32-bit format. The multiplier implemented here is based on the ancient Vedic Multiplication Technique. The Urdhva-Tiryakbhyam and Nikhilam sutras are used for multiplication iteration. The multiplier based on ancient technique is compared with the modern multiplier to highlight the power and speed advantages in the Vedic Multipliers. The Vedic Multiplier is tested by using BIST (Built in Self-Test) and it is found Fault free design. The results are compared with the Booth's Multiplier in terms of time delay and power. The multiplier is implemented in VHDL and Virtex-5 FPGA board is used.

KEYWORDS: Vedic multiplication, Urdhva-Tiryakbhyam sutra, Nikhilam sutra, BIST, Floating Point multiplier, FPGA board.

I. INTRODUCTION

Sometimes DSP applications essentially require the multiplication of binary floating-point numbers. The IEEE 754 standard provides the format for representation of binary Floating-point numbers. The Binary Floating-point numbers are represented in Single and Double formats. The Single consist of 32 bits and the Double consist of 64 bits. The formats are composed of 3 fields: Sign, Exponent and Mantissa. The figure 1 shows the structure of Single and Double formats of IEEE 754 standard. In case of Single, the Mantissa is represented in 23 bits and 1 bit is added to the MSB for normalization, Exponent is represented in 8 bits which is biased to 127, the Exponent is represented in excess 127-bit format and MSB of Single is reserved for Sign bit. When the sign bit is 0 that means the number is positive. In 64bits format the Mantissa is represented in 52 bits.

II. RELATED WORK

In 64 bits format the Mantissa is represented in 52 bits, the Exponent is represented in 11 bits which is biased to 1023 and the MSB of Double is reserved for sign bit. IEEE 754 format is done by multiplying the normalized 24bit mantissa, adding the biased 8 bits exponent and resultant is converted in excess 127-bit format, for the sign calculation the input sign bits are XORed. The standard format for representation of floating-point number is

 $(-1)^{S2E} (b_0.b_1b_2.....b_{P-1})$

The biased exponent e =E+127, and the fraction f = b1b2bp-1. The Mantissa Calculation Unit requires a 24bit multiplierif 32-bit single IEEE 754 format is considered [4]. In this paperwe propose the efficient use of Vedic Multiplication Techniquefor this 24-bit multiplier. The Exponent Calculation Unit is implemented in this paper using 8 BIT Ripple Carry Adder. The advantages of ripple carry adder in addition to its implementation ease are low area and simple layout.



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

|| Volume 10, Issue 1, January 2021 ||

DOI:10.15680/IJIRSET.2021.1001037

III. METHODOLOGY

This paper describes the implementation and design of IEEE 754 Floating Point Multiplier based on Vedic Multiplication Technique. Section II explores the basics of IEEE 754 floating point representation and implementation off loating-point multiplier using Vedic multiplication technique. The multiplier for the floating-point numbers represented in IEEE 754 format can be divided in four different units:

Mantissa Calculation Unit

Exponent Calculation Unit

Sign Calculation Unit

Control Unit

Here, MSB of the 32-bit operand shows the sign bit, the exponents are expressed in excess 127 bit and the mantissa is represented in 23 bits. Sign of the result is calculated by XORing sign bits of both the operands A and B. In this case sign bit obtained after XORing is 1. Exponents of A and B are added to get the resultant exponent and forwarded it to next level.



Fig 1. Proposed architecture for IEEE 754 multiplier

EIGHT BIT RIPPLE CARRY ADDER

Here, MSB of the 32-bit operand shows the sign bit, the exponents are expressed in excess 127 bit and the mantissa is represented in 23 bits. Sign of the result is calculated by XORing sign bits of both the operands A and B [8]. In this case sign bit obtained after XORing is 1. Exponents of A and B are added to get the resultant exponent. Addition of exponent is done using 8-bit ripple carry adder Figure 2.



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

|| Volume 10, Issue 1, January 2021 ||

DOI:10.15680/IJIRSET.2021.1001037



Fig 2. 8-bit ripple carry adder

After addition, the result is again biased to excess 127-bitCode. For this purpose, 127 is subtracted from the result. Two'scomplement subtraction using addition is incorporated for thispurpose. If ER is the final resultant exponent then,

Where E_A and E_B are the exponent parts of operands A and B respectively. In this case $E_R = 10000110$. Mantissamultiplication is done using the 24-bit Vedic Multiplier. Themantissa is expressed in 23 bit which is normalized to 24 bits by adding a 1 at MSB. The normalized 24-bit mantissas are

Multiplication of two, 24-bit mantissa is done using the Vedic Multiplier. In this case 48-bit result obtained after the multiplication of mantissa is

Now setting up three intermediate results the result normalizing the mantissa by eliminating most significant 1, we obtained is:

AxB = -19.0 x 9.5= -180.5 = -1.01101001x2¹³⁴⁻¹²⁷ =(-10110100.1) ₂ = (-180.5) ₁₀

MODELLING AND ANALYSIS

The performance of Mantissa calculation Unit dominates overall performance of the Floating-Point Multiplier. This unit requires unsigned multiplier for multiplication of 24x24 BITs. The Vedic Multiplication technique is chosen for the implementation of this unit. This technique gives promising result in terms of speed and power [9]. The Vedic multiplication system is based on 16 Vedic sutras or aphorisms, which describes natural ways of solving a whole range of mathematical problems. Out of these 16 Vedic Sutras the Urdhva-triyakbhyam sutra is suitable for this purpose. In this method the partial products are generated simultaneously which itself reduces delay and makes this method fast. The method for multiplication of two, 3 BITs number is shown Figure 3. Consider the numbers A and B where A = a2a1a0 and B = b2b1b0. The LSB of A is multiplied with the LSB of B:

s0=a0b0. Here c1 is carry and s1 is sum. Next step is to add c1 with the multiplication results of a0 with b2, a1 with b1 and a2 with b0. c2s2=c1+a2b0+a1b1 + a0b2. Next step is to add c3 with the multiplication results of a1 with b2 and a2 with b1. c3s3=c2+a1b2+a2b1. Similarly, the last step



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

|| Volume 10, Issue 1, January 2021 ||

DOI:10.15680/IJIRSET.2021.1001037

c4s4=c3+a2b2.



Fig 3. Vedic iteration sutra method

Now the result of multiplication of A and B is c4s4s3s2s1s0. Consider the inputs A and B of 24 BIT each. The lowertwelve BITs of input A (A11-A0) are multiplied with the lowertwelve BITS of B (B11-B0). This produces the 24 BITS result outof which lower 12 BITs are considered as the lower 12 BITs of the result and the upper 12 BITs are considered as carry. The lower 12 BITs of A are multiplied with the upper 12 BITs of B, similarly the lower 12 BITs of B, are multiplied with theupper 12 BITs of A and the result of this multiplication areadded with the previous carry.

IV. EXPERIMENTAL RESULTS

The multiplier is designed in VHDL and simulated using Modelsim Simulator. The design was synthesized using Xilinx ISE 12.1 tool targeting the Xilinx Virtex 5 xc5vlx30-3-ff324FPGA. A test bench is used to generate the stimulus and the multiplier operation is verified. The overflow and under flowflags are incorporated in the design to show the overflow and under flow cases.

the efficient use of Vedic multiplication method to multiply two floating point numbers. The lesser number of LUTs verifies that the hardware requirement is reduced, thereby reducing the power consumption. The power is reduced affectively still not compromising delay so much. The Table 1 shows the summary of the multiplier tested.

S.N.	Parameter	Proposed work	Previous Work
1	Device	Virtex 5	Virtex 2p
2	Power Consumption	26.97mW	55mW
3	Time delay	5.01ns	3.070ns
4	Number of LUTs	947	1316
5	Number of IOs	97	100
6	Power Delay Product	136.53pJ	168.85pJ

Table 1.Proposed Design Summery



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

|| Volume 10, Issue 1, January 2021 ||

DOI:10.15680/IJIRSET.2021.1001037

V. CONCLUSION

So finally, in this paper we have observed that the design of floating-point multiplier using vedic iteration technique gives more appropriate and precise results when we perform the analysis part on Virtex 5 despite Virtex 2p as we can easily check from table no 1.

REFERENCES

- [1] Kavita Khare, R.P. Singh, Nilay Khare, "Comparision of pipelined IEEE-754 standard floating-point multiplier with unpipelined multiplier" Journal of Scientific & Industrial Research Vol.65, pages 900-904 November 2006.
- [2] S.S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur, Girish V A, "Implementation of Vedic Multiplier for Digital Signal Processing," International Journal of Computer Applications (IJCA)2011
- [3] Aniruddha Kanhe, Shishir Kumar Das and Ankit Kumar Singh, "Design and Implementation of Low Power Multiplier Using Vedic Multiplication Technique," International Journal of Computer Science.
- [4] Rekha K James, Poulose K Jacob, Sreela Sasi, "Decimal Floating-Point Multiplication using RPS Algorithm," IJCA Proceedings on International Conference on VLSI, Communication and Instrumentation (ICVCI):2011
- [5] Chetans Nagendra, Robert Michael Owens, and Mary jane Irwin, "Power –Delay Characteristics of CMOS Adders", IEEE Transactions on Very Large-Scale Integration (VLSI) System, Vol. 2, No. 3, September 1994.
- [6] Metin Mete OZBLEN, Mustafa GOK, "A Single/Double Precision Floating Point Multiplier Design for Multimedia Application," Journal of Electrical & Electronics Engineering. Vol. 9, Number 1, pp 827-831 2009
- [7] Al-Ashrafy, M; Salem, A; Anis, W, "An efficient implementation of floating-point multiplier," Electronics Communication and Photonics Conference (SIECPC),2011
- [8] IEEE 754-2008, IEEE Standard for Floating Point Arithmetic, 2008.
- [9] Brian Hickmann, Andrew Krioukov, and Michael Schulte, Mark Erle, "A parallel IEEE 754 Decimal Floating point Multiplier," In 25th International Conference on computer Design ICCD, Oct. 2007.
- [10] Jagadguru Swami Sri Bharati Krishna Tirthaji Maharaja, "Vedic Mathematics Sixteen Simple Mathematics Formulae from the Veda," 1965.



Impact Factor: 7.512





INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com