

(An ISO 3297: 2007 Certified Organization) Vol. 5, Special Issue 9, May 2016

Implementation of Frequency and Phasor Measurement of Input AC Signal on FPGA

Santhosh¹, Anil Kumar Bhat²

PG Student, Department of Electronics and Communication Engineering, NMAMIT, Nitte, Karkala, India¹

Assistant Professor, Department of Electronics and Communication Engineering, NMAMIT, Nitte, Karkala, India²

ABSTRACT:Frequency and phasor measurement of input ac signal helps in monitoring and analysing the power system dynamics. This paper discusses the implementation a system to measure frequency, input voltage and phase of input ac signal. Quadrature sampling technique used to measure the magnitude phase of inputsignal. Frequency is measured using zero crossing detection. Modules to measure the Root Mean Square (RMS) value, phase and frequency of the input voltage are developed in Verilog HDL and implemented on Field Programmable Gate Array (FPGA). Measured values of frequency, phase and RMS voltage are displayed on Liquid Crystal Display (LCD).

KEYWORDS:PMU, FPGA, RMS, ADC, ZCD, LCD.

I. INTRODUCTION

Frequency of a signal is a rate at which that signal repeats itself. Electrical and electronic devices are designed to operate at particular frequency. Change in the input frequency can damage these device. Thus measurement of frequency is helpful to improve the efficiency and performance of these devices.

Phasor of a sinusoidal wave is defined as a complex equivalent with complex modulus and complex phase angle representing the amplitude and phase angle of the cosine wave respectively. Sinusoidal signal x(t) and its phasor can be expressed as equation (1) and (2) respectively.

$$x(t) = X_m \cos(\omega t + \phi)(1)$$

$$X = \frac{X_m}{\sqrt{2}} e^{j\phi}$$

$$X = \frac{X_m}{\sqrt{2}} (\cos\phi + j\sin\phi)$$
(2)
(3)

where X_m is amplitude of the wave, ω is angular frequency, t is time and ϕ is phase angle.

Synchrophasor or synchronized phasor is a phasor estimated with respect to common time reference. Synchrophasor representation of equation (1) is given by X in equations (2) and (3), where ϕ is the instantaneous phase at the nominal frequency of system synchronized to Coordinated Universal Time (UTC).

IEEE Std C37.118.1TM -2011 is a standard for synchrophasor measurement in power systems and describes various requirements for synchronized measurement. Phasor Measurement Unit (PMU) is a device that estimates synchrophasor, frequency and rate of change of frequency the input voltage [1]. Synchronized measurement of phase angle, at different locations within the power systems, helps in real-time monitoring and analysis of power system dynamics.

This paper discusses the development andinitial testingresults of a PMU. The results obtained for the measurement of RMS voltage, frequency and phase of the input ac signal is presented here. Quadrature sampling technique is used to measureRMS and phase value and zero crossing detection is used for frequency measurement.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

II. RELATED WORK

Several approaches for measurement of frequency and phasor of inputsignal by the PMU are discussed in various literatures. ARM microcontroller based phasor measurement technique is explained in [2], in which sine wave signal is considered as input and sampled. Average of the sampled data gives the RMS value and total number of samples before the positive zero crossing corresponds to the phase of the signal. Discrete Fourier Transform (DFT) based magnitude and phase measurement and its simulation performed in LabVIEW is explained in [3]. MATLAB/Simulink model for PMU is explained in [4].

III. PROPOSED PMU DESIGN



Figure 1: Block diagram of proposed PMU design

Block diagram of proposed design of PMU is shown in Figure 1. In the proposed design, Field Programmable Gate Array (FPGA) is used as a controller. Global Positioning System (GPS) receiver is used to detect 1 Pulse per Second (PPS) signal from the GPS source for synchronized measurement and also time and date information. Step-down transformer is used to reduce the input AC voltage to $3.3V_{pp}$. Hall based sensor is used to sense the input AC current.ADS7253 ADC is used to provide the digital equivalent of input signal. ADS7253 is a dual channel ADC supporting simultaneous sampling. Input signal through the step-down transformer is applied to one channel and Hall sensor output is applied to other channel of ADC. Thenfrequency RMS value and phase of the input signal is measured and displayed on output interface.

IV. METHODOLOGY

Frequency Measurement

Frequency of input signal is measured using zero crossing detection. Input signal is applied to a Zero Crossing Detector (ZCD) and converted to squarewave [2]. ZCD output and its time delayed signal is logically XOR'ed to produce narrow square pulses (XOR'ed output) as shown in Figure 2. These narrow square pulses are then counted over period of half a second, which corresponds to frequency of input signal.





(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

Figure 3 shows the flowchart for frequency measurement. If the control signal "Reset" is logically high, "Frequency" value is reset to zero. When "Reset" is at logic low level, "ZCD_output" signal is loaded to "Td_ZCD" signal to produce time delayed signal."ZCD_output" and "Td_ZCD" is logically XOR'ed to generate "XOR'ed_output". Logic high period of "XOR'ed_output" is counted over a period of half a second, which corresponds to the "Frequency" value.



Figure 3: Flowchart for frequency measurement

Voltage and Phase Measurement

Voltage and phase of the input signal is measured using quadrature sampling technique. In this method, input signal is sampled four times per cyclewith 90° phase difference between two consecutive sample. TheDC offset is obtained by averaging the measurements which are 180° apart. To measure peak value, the offset nulled measurements which are in quadrature to each other (0° and 90° or 180° and 270°) referred as *I* and *Q* are considered and peak value, RMS value and phase are calculated as given in equations (4),(5) and (6) respectively [3].

$$Peak \ value = \sqrt{I^2 + Q^2}(4)$$

$$RMS \ value = \frac{Peak \ value}{\sqrt{2}}$$
(5)
$$Phase = \tan^{-1} \frac{I}{Q}$$
(6)

Figure 4 shows the flowchart for Phasor measurement. Once the "Enable" signal is set, the conversion process is started and ADC output is stored in the memory register. Conversion process restarts at every 5ms (considering 50Hz input) and once four consecutive measurement are done, RMS and phase value of the input is calculated and displayed on Liquid Crystal Display (LCD).



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016



Figure 4: Flowchart for phasor measurement

V. SIMULATION AND RESULTS

Figure 5 shows the simulation result for frequency measurement. The simulation is carried out using Quartus design tool assuming that ZCD output of frequency 50Hz, "ZCD_output" is externally available and "Td_ZCD" is the time delayed signal of ZCD output. "Pulse_1s" is a signal of period one second. Logical XOR of "ZCD_output" and "Td_ZCD" generates a signal "XOR'ed_output". During the logical low level of "Pulse_1s" signal, "Frequency_reg" value is incremented by one, when "XOR'ed_output" is high. During the rising edge of "Pulse_1s" signal, "Frequency_reg" value is stored in "Frequency" and "Frequency_reg" value is initialized to zero. Since "ZCD_output" is a signal of frequency 50Hz, "Frequency" value is set to 50 at the rising edge of "Pulse_1s" signal.

dk Reset	W	w	MM	ww	ww	MM	MM	MM	ww	huun	MM	hhhh	w	ww	ww	ww	MM	MM	MM	ww	տոս	nnn	www	ww	ww	MM	MM	ហហ
Enable	'																											
Pulse_1s	<u> </u>									-		-	-	_		_												\models
ZCD_output	<u>ــــ</u>			<u> </u>		1		1	l	<u> </u>	<u> </u>	╞──		\rightarrow			1						<u> </u>	I			1	1
VOR'ed output	<u>ــــــــــــــــــــــــــــــــــــ</u>				to I	\vdash		<u> </u>	6				╏	님		- I	<u> </u>	.									<u> </u>	ľa –
Frequency req	는	_	12	1 L Y2	Ya	Ys	Y ₆	1 L 17			1 110	Y11			13	14	Y15	Υ ¹⁶	117	18	Ύ10	120	121	122	123	124	125	부는
Frequency	<u> </u>		Ne.	~~	~	~	N			~	110	VII		- ^	1.5	VT-1	VID	V10	A1/	V10	A13	ACO	NCI	ACC	<u> </u>	<u></u>	AC.J	
,	. '	· · · '	' i i i i	1	40000	, , , , , , , , , , , , , , , , , , ,	1.1.1	1.1		000	' i i i	1	1	i İ	'		1.1	10000	, , , , , , , , , , , , , , , , , , ,		1 I.	1 1	000	' i i i	1 1 1	1 1		' i i i
elle .	<u>nd</u>	000	ndoor	ndnor	10000	ndnon	ndnnn	odoor	0000	ndoor	ndnor	ndoo	12L		ns	Idooo	ndooo	000001	ndooo	ndooo	ndooor	200000	ind no r	indoor	ndnon	240000	ndnnn	indo
Reset	101	1000	Inhnn	uuuuu		10000	upuuu	Inhnn	uuuu		חחחח	uuuuu	וחחחו			սրոու	וחחחחו	10000		uhnnn	nnnn			uuuuu		10000	וחחחח	JUUL
Enable	=		-	-	_	-	-	-	-	-		-	-				-	-	-	-	-	-	-		_	-	-	+
Pulse_1s																												+
ZCD_output	٦																											
Td_ZCD	-	1											ſ		1													_r
XOR'ed_output	_	ட											ſ	1	л													r
Frequency_reg	26	27)28	29),30	31	32	(33	3	4)(35	<u>)</u> 36	5)(3	7	38	39	(40	41	(42	43	(44	45	(46	<u>(47</u>	(48	(49) <u>50</u>)(D	\equiv
Frequency																											50	<u> </u>
	'	1	280	000000 r	1 I I I 15	1.1	3200	ı I 1 00000	15	1 1	360	0000000	ns			4000	ا ا n 00000 n	s i i s	1.1	4400	l i 100000 ns			480	ı I i 000000 n	s i i s	1.1	
							E		5.	C!	1.4			.14 £		P												

Figure 5: Simulation result for frequency measurement



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

For hardware implementation of frequency and phasor measurement, Altera Cyclone-V FPGA is used as a controller. For the initial testing of designed module, input voltage signal of magnitude 3.2Vpp and frequency 50Hz is applied from the audio frequency oscillator considering that the input voltage is applied from step-down transformer. This input signal is applied to ZCD circuit to generate square wave for frequency measurement. Since the ADC supports unipolar input, clamper circuit is used to shift the input signal to the required level and applied to ADC. After performing the necessary operation, RMS value of 224.27V is obtained for this signal, which is approximately equal to the estimated value of 223. 03V and measured frequency value is 50Hz. Figure 6 shows the displaying of RMS, frequency and phase of the input voltage signal on LCD.



Figure 6: Displaying RMS, frequency and phase of input voltage on LCD

Table 1 shows the resource usage for the implemented design.

able 1. Resource usage for t	ne imprementeu uesigi
Total registers	9885
Total input/output pins	24
Total block memory bits	10386
Total DSP blocks	38
Total PLLs	1

Table 1: Resource usage for the implemented design

VI. CONCLUSION

Modules to measure the RMS, frequency and phase of the input voltage signal is developed in Verilog HDL and implemented on FPGA. Functional testing for the measurement ofpeak, RMS value, frequency and phase of input signal is done. Interface for the measurement of current and GPS receiver are currently being done. Further testing is to be done to validate the measured values.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

REFERENCES

- "IEEE Standard for Synchrophasor Measurements for Power Systems", IEEE Std C37.118.1[™]-2011 (Revision of IEEE Std C37.118[™]-2005), pp.1-12, 2011.
- [2] PanutTavilsup and WanchalermPora, "Development of Phasor Measurement Unit Conformed to IEEE C37.118 Standard for 50 Hz Power System", Proceeding of IEEE Conference on Electron Devices and Solid State Circuit, pp.1-4, 2012.
- [3] Vipin Krishna R., S. Ashok and Megha G. Krishnan, "Synchronised Phasor Measurement Unit", Proceeding of IEEE Conference on Power, Signals, Controls and Computation (EPSCICON), pp.8-10, 2014.
- [4] Debomita Ghosh, Chandan Kumar, T. Ghose and D. K. Mohanta, "Performance Simulation of Phasor Measurement Unit for Wide Area Measurement System", Proceeding of International Conference on Control, Instrumentation, Energy and Communication, pp.242-245, 2014.
- [5] Ramakant A. Gayakwad. "Op-Amps and Linear Integrated Circuits", 4th Edition, PHI, New Delhi, pp.314-319, 2010.
- [6] Sam Wetterlin, "A Method of Using Quadrature Sampling to Measure Phase and Magnitude", pp.1-4, 2007.
- [7] Kenneth E. Martin, "Synchrophasor Standards and Guides for the Smart Grid", Proceeding of IEEE Conference on Power and Energy Society General Meeting (PES), pp.1-5, 2013.
- [8] A. G Phadke and B. Kasztenny, "Synchronized Phasor and Frequency Measurement under Transient Conditions", IEEE Transaction on Power Delivery, Vol.24, pp.89-95, 2009.
- [9] Kenneth E. Martin, John F. Hauer and Tony J. Faris, "PMU Testing and Installation Considerations at the Bonneville Power Administration", Proceeding of IEEE Conference on Power Engineering Society General Meeting, pp.1-6, 2007.
- [10] P. Mukhopadhyay and H. K. Chawla, "Approach to Make Smart Grid a Reality", Proceeding of IEEE Conference on Advances in Energy Conversion Technologies (ICAECT), pp.77-82, 2014.
- [11] M. Rihan, M. Ahmad, M. S. Beg and M. A. Anees, "Robust and Economical Placement of Phasor Measurement Units in Indian Smart Grid", Proceeding of IEEE Conference on Innovative Smart Grid Technologies - Asia (ISGT Asia), pp.1-6, 2013.
- [12] Julio Romero Aguero, "Improving the Efficiency of Power Distribution Systems through Technical and Non-Technical Losses Reduction", Proceeding of IEEE Conference on Transmission and Distribution Conference and Exposition, pp.1-8, 2012.
- [13] Vladimir Friedman, "A Zero Crossing Algorithm for the Estimation of the Frequency of a Single Sinusoid in White Noise", IEEE Transactions on Signal Processing, Vol. 42, pp.665-667, 1994.
- [14] Wall R. W., "Simple Methods for Detecting Zero Crossing", Proceeding of IEEE Conference on Industrial Electronics, Vol. 3, pp.2477-2481, 2003.