

Design and FPGA Implementation of Optimized Parallel Prefix Adder

Anjana D¹, Jemti Jose²

P.G. Student, Department of Electronics and Communication Engineering, St. Joseph's College of Engineering and Technology, Kerala, India¹

Assistant Professor, Department of Electronics and Communication Engineering, St. Joseph's College of Engineering and Technology, Kerala, India²

ABSTRACT: Binary addition is the frequently used arithmetic operation in most of the digital system. The accurate operation of a digital system is greatly influenced by the performance of adders. Thus improving performance of the digital adder would greatly advance the execution of binary operations. Speed of the adder decides the minimum clock cycle time in a microprocessor. The need for a Parallel Prefix adder is that it is primarily fast when compared with ripple carry adders. Parallel prefix adders are the most efficient circuits for binary addition. Their structure and fast performance makes them attractive for VLSI implementation. Parallel prefix adders (PPA) are family of adders which are derived from the commonly known carry lookahead adders. These adders are mainly used for adders with wider word lengths.

KEYWORDS: Parallel prefix adders, Carry look ahead adders.

I. INTRODUCTION

An adder is an important component of digital computers. Adders are used in many parts of the digital computers. Addition is also a fundamental operation for most of the digital signal processing or control system. They are also used in address calculation, multipliers and other functional units. Therefore the accurate operation of a digital system depends on the performance of adders. Hence for improving the performance of a digital system adder is the main area of research in VLSI system design. This can be achieved by parallel prefix adders (also known as carry-tree adders). There are many types of parallel prefix adders such as Kogge Stone, Brent Kung, Hans Carlson, Ladner Fisher and Knowles Harris. In my work Brent Kung, Kogge Stone, sparse kogge stone and spanning tree adders are investigated and compared with conventional ripple carry adder, carry lookahead adder and carry skip adder. In Very Large Scale Integration (VLSI) designs, Parallel prefix adders (PPA) have the better performance in terms of delay. Different methods are introduced to reduce the delay and area of the above adders thus their computational speed can be improved and area can be reduced. Parallel-prefix adders are known to have the best performance in VLSI designs compared to that of conventional adders.

II. RELATED WORK

Richard P. Brent et al [1] has discussed an efficient way to reduce the chip area and design cost. The model presented is intended to be general and realistic at the same time to apply current VLSI technology. Here it is assumed that the gates which compute logical function of two inputs in constant time. An output signal can be divided into two signals in constant time and the case of wires are also considered. In this work the area is reduced by maintaining the regularity, regularity of layout is an important criteria in VLSI design, without reducing the number of gates.

M. Kogge et al [2] discussed a technique called recursive doubling to solve recurrence problem on parallel addition. In recursive doubling the computation of a function is splitting into two equally complex sub functions and the evaluation

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

of two functions are performed simultaneously in two separate processors. The functions are again splitted to sub functions and are spread over more processors. These algorithms are not applicable to wider class of programs other than the algorithm designed to solve the problem.

Avinash Shrivastava et al [3] suggest different methods for improving the performance of digital adders. The power dissipation, layout area and operating speed of digital circuit blocks are analysed in this paper. Different Parallel Prefix Adders (PPA) such as Kogge Stone, Brent Kung, Lander Fisher, Hans Carlson and Knowles Harris adders are compared and are implemented on FPGA. In these adders the carry bit is computed in parallel, which makes the computation faster. On the basis of area and power it is observed that Knowles Harris adder is the best when compared to other adders.

C H. Ramesh et al [4] implemented different tree based adder structures and compared with Ripple Carry Adder (RCA) and Carry Skip Adder (CSA). The already existing kogge stone adder is modified by reducing the redundant black cells and gray cells, and the removed cells are compensated by rerouting. The delay is much less for the modified design than the existing design and the number of logic levels also gets reduced.

III.BASIC ADDER UNIT

Adders combine binary values to obtain a sum using combinations of logic gates. The adders are mainly classified according to their ability to accept and combine the digits. The basic arithmetic operation is the addition of two binary digits. A half adder adds two input bits and produces a sum bit and a carry bit. A full adder is constructed using two half adders and it adds three input bits to produce a sum bit and a carry bit. An N-bit binary adder can be created by cascading N full adders. Full adders are cascaded by connecting the carry output of one adder to the carry input of the next adder.

Half Adder

A half adder is a logical circuit that performs an addition operation on two binary input digits. The half adder produces a sum and a carry bit as output. The Boolean logic for a half adder is as follows.

$$S = A \text{ XOR } B$$

$$C = A \text{ AND } B$$

One possible implementation is using an AND gate and an XOR gate as shown in Fig .1.




Fig .1. Half Adder Circuit

Full Adder

A full adder is a combinational circuit that performs the arithmetic sum of three input bits. Third bit is the carry bit from a previous addition. Full adder also generates a sum bit and carry bit. A full adder can be constructed using two

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

half adders. The implementation of a full adder is shown in Fig.2.




Fig .2. Full Adder Circuit

IV. TYPES OF ADDERS

Different types of adders which are analyzed in this paper are given below

- Ripple carry adder or carry propagate adder
- Carry look-ahead adder
- Carry skip adder
- Kogge stone adder
- Sparse kogge stone adder
- Spanning tree adder
- Brent kung adder

A. Ripple Carry Adder

The ripple carry adder is constructed by cascading full adder blocks in series. One full adder adds two binary digits at any stage of the ripple carry. The carryout of one stage is fed directly to the carry-in input of the next stage. For an n-bit parallel adder, it requires n full adders (FA). Fig. 3 shows a 4-bit ripple-carry adder. It is constructed by cascading four full adders. Each full adder creates a sum and a carry out bit. The carry out is then fed to the carry in of the next higher-order bit. The final result creates a sum of four bits and a carry out.

B. Carry Look Ahead Adder

A carry look-ahead adder improves speed by reducing the amount of time required to compute carry bits. Thus it overcomes the disadvantage of ripple carry adder by reducing the time taken to compute carry bit. The CLA solves the problem of delay it takes to propagate the carry, by calculating the carry signal in advance based on the input bits. To understand how the carry look-ahead adder works, we have to manipulate the Boolean expression dealing with the full adder. The Propagate P and generate G in a full-adder, is given as:




Fig .3. Ripple Carry Adder

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

$$P_i = A_i \oplus B_i \quad \text{Carry propagate}$$

$$G_i = A_i \cdot B_i \quad \text{Carry generate}$$

Both propagate and generate signals depend only on the input bits and thus will be valid after one gate delay. The new expressions for the output sum bit and the carryout bit are given by:

$$S_i = P_i \oplus C_{i-1}$$

$$C_{i+1} = G_i + P_i C_i$$

These equations show that a carry signal will be generated in two cases:

1. If both input bits A_i and B_i are 1
2. If either bit A_i or B_i is 1 and the carry-in bit C_i is 1.

These equations can be applied for a 4-bit adder:

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

Similarly we can write the general expression as

$$C_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} \dots P_2 P_1 G_0 + P_i P_{i-1} \dots P_1 P_0 C_0$$

Fig. 4 shows a 4bit carry look ahead adder .




Fig .4. carry look ahead adder

C. Carry Skip Adder

In carry skip adder to speed-up operation, carry propagation is skipped to position i^{th} stage without waiting for rippling of carry bit. A carry-skip adder reduces the carry-propagation time by skipping over groups of adder stages. The carry-skip adder is usually comparable in speed to the carry look-ahead adder, but it requires less chip area and consumes less power. To implement carry-skip adder, stages are divided into blocks of simple carry scheme. Carry skip logic is added to each block to detect when carry-in bit in the block can be passed directly to the next block. In each block, a ripple carry adder is used to produce the sum and carry out bit for each block. Every block generates a propagate and generate signal. A 4bit Carry Skip Adder is shown in fig 5.

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016




Fig .5. Carry skip adder

Equation in terms of the carry in signal for generating carry out bit for carry skip adder is given:

$$C_{k+1} = G_k + P_k \cdot C_k$$

Also Generate and Propagate signals used by the carry skip adder are:

$$G_k = A_k \cdot B_k$$

$$P_k = A_k \oplus B_k$$

From this equation, it can be seen that if the carry-in signal of a block is set to zero causes the carry out to serve as a block generate signal. The block generates and block propagates signals produce the input carry to the next block. Fig .5. shows the 8 Bit Carry Skip Adder using 2 bit block of ripple carry adder.

D. Kogge Stone Adder

The Kogge Stone Adder (KSA) has regular layout thus it is used in electronic technology. And it is also having a minimum fan-out or minimum logic depth. For this reason, the KSA becomes a fast adder but has a large area. The delay of KSA is equal to $\log_2 n$ which is the number of stages for the “o” operator. The KSA has the area of $(n \cdot \log_2 n) - n + 1$ where n is the number of input bits. KSA is another type of prefix trees that use the fewest logic levels. A 16-bit KSA is shown in Fig .6. The 16 bit kogge stone adder uses Black Cells and Gray Cells and it won’t use full adders. The 16 bit KSA uses 36 Black Cells and 15 Gray Cells, and this adder totally operates on generate and propagate blocks. So the delay is less when compared to the sparse kogge stone adder and spanning tree adder. For KSA there are no full adder blocks like SKA and STA.

Kogge stone adder is a type of parallel prefix adder. The PPA’s pre-computes generate and propagate signals which is the first stage. Using the fundamental carry operator (fco), these computed signals are combined and carry signal is generated, this operation is done on the second stage. The fundamental carry operator is denoted by the symbol “o”, the fco blocks process the generate and propagate bits from the pre-processing structure of the PPA. The fco blocks contain two AND gates and one OR gate which are combined to form black cell and gray cell. The arrangement of these blocks are different for different types of PPA.




Fig .5. (a) black cell (b) gray cell

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

E. Sparse Kogge Stone Adder

The 16 bit SKA uses black cells and gray cells and full adder blocks too. This adder computes the carries using the BC's and GC's and ends with 4 bit RCA's. For 16 bit sparse kogge stone adder there are 16 full adders. The 16 bit SKA is shown in Fig.7. In this adder, first the input bits are converted as propagate and generate signals.




Fig .6. Kogge Stone Adder

Then propagate and generate bits are given to BC's and GC's. The carries are propagated in advance using these black and gray cells. Then these are given to full adder blocks. This hybrid design completes the summation process with a 4 bit RCA allowing the carry prefix network to be simplified. In the basic Sparse Kogge -Stone adder the numbers of cells used are less in number as compared to the Kogge Stone adder and final sum calculated through ripple carry adder.




Fig .7. Sparse Kogge Stone Adder

F. Spanning Tree Adder

Another carry-tree adder known as the spanning tree carry-look ahead (CLA) adder is also analysed. Similar to sparse Kogge-Stone adder, this design terminates with a 4-bit RCA. The only difference from sparse kogge stone adder is in the interconnections between cells. Delay is more when compared to kogge stone adder (KSA). An 8bit spanning tree adder is shown in fig. 7.




Fig .7. spanning tree adder

G. Brent Kung Adder

The large number of levels in Brent Kung Adder (BKA) reduces its operational speed. BKA is also power efficient because of its lowest area and delay for large number of input bits. The delay of BKA is equal to $(2 * \log_2 n) - 2$ which is the number of stages for the operator. The BKA has the area of $(2 * n) - \log_2 n$ where n is the number of input bits. The BKA also uses BC's and GC's but less when compared to KSA. So it occupies less area than KSA. The 16 bit BKA uses 14 BC's and 11 GC's and kogge stone adder uses 36 BC's and 15 GC's. So BKA has less architecture than KSA. The 16 bit BKA is shown in the below Fig .8. BKA occupies less area than the other 3 types of adders called SKA, KSA, and STA. And also uses limited number of propagate and generate cells than the other 3 adders. It takes less area to implement than the KSA and has less wiring complexity.

V. MODIFIED KOGGE STONE ADDER

From the analysis of different adders such as ripple carry adder, carry look ahead adder, carry skip adder, kogge stone adder, sparse kogge stone adder, brent kung adder and spanning tree adder it was found that kogge stone adder is showing a better performance in the case of delay and power. This is shown in Table.1. We can further improve the performance by the following methods

- Reducing the redundant black cell and gray cell.
- Introducing triple carry operator in the critical path.

A. Reducing Redundant Cells.

The Kogge-Stone adder in Fig .6 is faster than other parallel prefix adders and has fan-out of 2 in all stages. The computation complexity and delay can be reduced by eliminating the redundant cells. The Kogge-Stone adder can be modified by reducing the black cells and rerouting can be done to compensate the functionality of adder. Modified 8-bit Kogge-stone adder is shown in Fig .9. Delay of the Kogge-Stone adder can also be decreased by only rerouting the

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

wires but this is not so effective because area does not change it will remain the same. We can also increase the speed of adder by eliminating redundant black cells which results in reduction in area of the adder. The elimination of cell




Fig .8. brent kung adder

and rerouting are done only on the first and second stage of a kogge stone adder. Reducing the cells of an 8 bit kogge stone adder is shown in Fig.9. This configuration improves the speed and reduces the area of the adder.

B. Using Triple Carry Operator

To improve the speed of operation of a kogge stone adder a new operator named triple carry operator is used. Triple-carry operator, which computes the generate and propagate signals for a merged block which combines three adjacent blocks or cells. We use this by replacing fundamental carry-operator to compute the generate and propagate signals for a merged block combining two adjacent blocks. It reduces the depth of the adder. In addition, we use a ripple-carry type of structure in the non timing critical portion of the parallel prefix adder network.




Fig .9. modified kogge stone adder by reducing cells

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

These techniques help to produce a good timing-area tradeoff characteristic. The results indicate that our proposed adder is significantly faster than the popular Brent–Kung adder and sparse kogge stone adder with some area overhead. The proposed adder also shows faster performance than the fast Kogge–Stone adder with significant time savings. Triple-carry-operator computes the generate and propagate signals for a merged block. This combines three adjacent blocks.




Fig .10. triple carry operator

If three blocks are having the Generate and Propagate value-pairs as (G_{left}, P_{left}) , (G_{mid}, P_{mid}) and (G_{right}, P_{right}) , then the combined block generates a Carry only if:

- Left block generates a Carry OR
- Middle block generates a Carry and Left block propagates that OR
- Right block generates a Carry and both Middle and Left blocks propagate that Carry.

The combined block propagates only if:

- Each of the three blocks propagates the input Carry.

The GP values of the combined block are as follows

$$G_{left, right} = G_{left} + (P_{left} * G_{mid}) + (P_{left} * P_{mid} * G_{right})$$

$$P_{left, right} = P_{left} * P_{mid} * P_{right} .$$




Fig .11. modified kogge stone adder using triple carry operator

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

Fig .10 shows triple carry operator used in kogge stone adder. The triple carry operator is used in the critical path. The critical path is the MSB bit propagation end and at the LSB bit is propagated to the next stage through fundamental carry operator. Modified kogge stone adder using triple carry operator is shown in Fig.11.

VI.RESULTS AND DISCUSSIONS

The adders are designed in verilog HDL language and synthesized using Xilinx 12.1 ISE design suite and then verified using Spartan 3 FPGA. The power is obtained using XPower analyzer. Simulation result is given below.

VII. SIMULATION RESULT




Fig .11. output waveform

The output waveform of an 8bit kogge stone adder for different inputs are shown in fig 11. Adder structures are synthesized using Xilinx 12.1 design suite and simulation result is obtained using ISIM tool.

Comparison Table

Table 1. comparison of adders

Adder	Gate delay (ns)	No: of slices	4 input LUT	Power (W)
Ripple carry adder	4.829	10	13	.122
Carry skip adder	4.829	16	13	.147
Brent kung adder	4.277	14	9	.153
Carry look ahead adder	4.935	9	14	.147
Kogge stone adder	4.472	10	13	.140
Sparse KSA	4.829	15	13	.147
Spanning tree adder	4.685	10	13	.146

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

Different adders such as ripple carry adder, carry look ahead adder, carry skip adder, kogge stone adder, sparse kogge stone adder, brent kung adder and spanning tree adder were designed in verilog language and are analyzed using Xilinx ISE Design suite 12.1. The power dissipated by different adders are obtained from XPower analyzer and it is observed that kogge stone adder is showing a better performance at 4 bit , even though there is a tradeoff with brent kung adder in the case of delay it is having better performance since the power is less. The area requirement is also comparably less for kogge stone adder.

Table 2. comparison table of kogge stone adders

Adder	Gate delay(ns)	No: of slices	4 input LUT	Power (W)
8 bit kogge stone adder	5.905	38	39	.110
Kogge stone adder with reduced cell	5.803	20	29	.109
Kogge stone adder using tco	5.879	21	29	.110

From Table 2 it is observed that kogge stone adder with reduced redundant cells are having less delay, power and area.

VIII. CONCLUSION

Delay, area and power for various adders are analyzed and it is found that the best adder in terms of speed, area and power characteristics is kogge stone adder. And it can be concluded that redesigning of basic operators improve the performance of parallel prefix adders. The delay in adder can be reduced by eliminating the redundant cells or by introducing ripple carry operators. Redundant cells in kogge stone adder are eliminated and triple carry operator is introduced. It is observed that the delay is further reduced while using the former method.

REFERENCES

- [1] R. P. Brent and H. T. Kung, "A regular layout for parallel adders", IEEE trans, computers, Vol.C-31,pp. 260-264, March 1982.
- [2] Kogge P, Stone H, "A parallel algorithm for the efficient solution of a general class Recurrence relations", IEEE Trans. Computers, Vol.C-22, pp 786-793, Aug. 1973
- [3] Avinash shrivastava, Chandrahas sahu, "Performance Analysis of Parallel Prefix Adder Based on FPGA", International Journal of Engineering Trends and Technology Volume.21, Issue- 6, March 2015
- [4] CH.Sudha Rani, CH.Ramesh, "Design and Implementation of High Performance Parallel Prefix Adders", International Journal of Innovative Research in Computer and Communication Engineering, Vol. 2, Issue 9, September 2014
- [5] Tati Padma, K.Krishna Reddy, S.S.G.N.Srinivasa Rao, "Implementation Of High Performance Spanning Tree Adder Using Quaternary Logic", Global Journal of Advanced Engineering Technologies, August 2014
- [6] P.Ramanathan and.P.T.Vanathi, "Hybrid Prefix Adder Architecture for Minimizing the Power Delay Product", International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering, Vol:3, No:4, 2009
- [7] Mangesh B Kondalkar, Arunkumar P Chavan, P Narashimaraja, "Improved Fault Tolerant Sparse Kogge Stone Adder", International Journal of Computer Applications, Volume 75- No.10, August 2013
- [8] P.Annapurna Bai, M.Vijaya Laxmi, "Design of 128- bit Kogge-Stone Low Power Parallel Prefix VLSI Adder for High Speed Arithmetic Circuits", International Journal of Engineering and Advanced Technology, Volume-2, Issue-6, August 2013
- [9] Shrinivas K Saptalakar, Manjunath Lakkannavar, "Design and Analysis of 8-bit Low Power Parallel Prefix VLSI Adder", International Journal of Recent Technology and Engineering, Volume-2, Issue-1, March 2015
- [10] D. Harris, "A taxonomy of parallel prefix networks", IEEE International Conference on computer design, pp.2213.2217, Nov. 2003
- [11] Taeko Matsunaga, Shinji Kimura and Yusuka Matsunaga, "Synthesis of parallel prefix adders considering switching activities", IEEE International Conference on computer design, pp.404-409, 2008
- [12] Giorgos Dimitrakopoulos and Dimitric Nikolos, "High Speed Parallel -Prefix VLSI Ling Adders", IEEE Trans on computers, Vol.54, No.2, Feb 2005
- [13] Y. Choi, "Parallel Prefix Adder Design," Proc. IEEE Symposium on Computer Arithmetic, pp 90-98, June 2005.