

(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u> Vol. 9, Issue 1, January 2020

Two Stage CMOS Operational Amplifier Using Cadence 180nm Technology.

Rakshitha M¹, Rakshitha Urs S², Shreyas R³.

U.G. Student, Department of Electronics and Communication Engineering, Global Academy of Technology, Raja

Rajeshwari Nagar, Bangalore, India^{1,2,3}

ABSTRACT: In this paper we have presented a method for designing an Operational Amplifier using Differential Amplifier and Common Source Amplifier (CMOS-Two stage Op-Amp) using Cadence Virtuoso 180nm Technology. An Operational Amplifier is a DC- coupled High -gain electronic voltage Amplifier with a differential Input and usually a Single-ended output. Op-Amps are one of the widely used electronic devices at the present time, being used in a wide range of industries, consumers and scientific devices. Op-Amps are mainly used as a voltage follower, active rectifier, current to voltage converter, Mathematical operations and in different types of voltage filter. Here we are discussing about different operational parameters of Op-Amp such as Gain Band width, Gain, Phase Margin, Power dissipation etc. We are Designing the Op-Amp circuit with specifications and completing the design flow and verifying the DC analysis, AC analysis and Transient analysis

KEYWORDS: Op-Amp, Differential Amplifier, Cadence, 180nm Technology.

I. INTRODUCTION

An operational amplifier is an integrated circuit that acts as Voltage amplifier. It has a differential input which consists of a Non- inverting input with positive voltage and an inverting input with negative voltage, ideally the Op-Amp amplifies only the difference in voltage between the two which is called as the differential input voltage and output voltage of the Op-Amp is typically greater than the potential difference between the input voltages. At present time, the Op-amp has been used widely since it consists of low power and low voltage silicon chip system and it is in greater demand because of portability, low battery consumption and its nature of versatility.

Since, Op-Amps have tremendous amount of gain and with differential inputs it is easy to design many types of circuits. The tremendous amount of gain means that the circuit can make use of high amount of negative feedback making the unparallel linearity and Bandwidth possible. Op-Amps are widely used in different applications such as Differential Amplifier, Inverting Amplifier, Non-Inverting Amplifier, Voltage followers, Summing Amplifiers, Instrumentation Amplifiers etc.

II. BLOCK DIAGRAM

Figure 1 shows the block diagram of Two stage Op-Amp which consist of two blocks i.e., Differential amplifier in the first stage and common source amplifier in the second stage. Differential amplifier will provide the needed high gain and the Common Source Amplifier provides high output voltage and also further increases the gain.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 9, Issue 1, January 2020



Fig 1: Block Diagram of Two Stage Op-Amp

The first stage of the block diagram is Differential Amplifier, which is a type of electronic amplifier that amplifies the difference between two input voltages but supresses any voltage common to the two inputs. It has two inputs Non-inverting voltage (V+) and inverting voltage (V-). The output can be either a differential voltage or single ended voltage depending on the input voltages.

The output of this is given as the input of common source amplifier, Since the gain provided by the differential amplifier is not sufficient. The second stage of the block diagram which is Common Source Amplifier provides the additional amplification that's necessary. Common Source Amplifier is a one of three basic single stage field effect transistor (FET) amplifier topologies, typically used as voltage amplifier.

III. SCHEMATIC DESIGN

Differential amplifier is constructed using PM0, PM1 (pmos) and NM0, NM1 (nmos) Field effect transistors. Common source amplifier circuit is constructed using PM2 and NM4 FETs as shown in the circuit. Biasing is provided by NM2 and NM3.We bias an amplifier to a particular value in order to keep the Op-Amp from Saturation and also to allow the signals to have a much higher range. These two circuits are connected to get the CMOS two stage amplifier as shown in the below circuit.



Fig 2. Schematic design of two stage Op-Amp



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 9, Issue 1, January 2020

In order to design a two stage CMOS Op-Amp several design steps must be considered. This is done to achieve proper transistor size that is necessary for the Op-Amp. Assume all the transistors are in saturation state. The steps to design a Two stage Op-Amp is given below.

1) The first step is to choose the device length which is used throughout the circuit.

2) The minimum required value of the compensation capacitor Cc must be 0.22 times greater than CL to achieve phase margin 60°. Here, assume $z \ge 10$ GB.

3) Depending on requirements of the slew rate, the tail current Io value is determined by

4)The gain of first stage of the circuit can be obtained by

$$\operatorname{Av1} = \frac{-gm1}{ads2+am4} = \frac{-2gml}{15(\lambda^2+\lambda^4)}......[2]$$

5) The gain of second stage of the circuit can be obtained by

$$Av2 = \frac{gm6}{gm6+gm7} = \frac{-gm6}{I6(\lambda6+\lambda7)} \quad \dots \dots [3]$$

6) Bandwidth is given by

$$\mathbf{BW} = \frac{gm1}{cc} \dots \dots [4]$$

7) The Negative Input Common Mode Ratio Range is given by

$$ICMR(-) = \left[\sqrt{\frac{2ID1}{\beta 1}} + Vt1\right]max + Vdsat......[5]$$

8) The positive Input Common Mode Ratio Range is given by

$$ICMR(+) = \left[VDD - \sqrt{\frac{2ID1}{\beta_3}} + |Vt3|\right]min + Vt1min \qquad \dots \dots \dots \dots [6]$$

9)The saturation voltage negative input common mode ratio is given by

IV. SIMULATION AND ANALYSIS

- 1. AC ANALYSIS
- 2. DC ANALYSIS
- 3. TRANSIENT ANALYSIS

1. AC ANALYSIS

AC Analysis is used to find out the small signal response of the circuit. In AC analysis AC signals is applied to the input stage and change in output is obtained. With the help of this several performance parameters can be estimated such as Gain, Gain Bandwidth, Phase Margin etc. Frequency Response can be estimated by using DC operating point and AC analysis.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: www.ijirset.com

Vol. 9, Issue 1, January 2020



Fig	3.	AC	analysis	of	two	stage	Op-Amp
	•••		und <i>j b b</i>	~		Stuge	op mp

SPECIFIC PARAMETERS	DESIGNED VALUE
Technology (nm)	180nm
Bias Voltage (V)	2.5V
DC Voltage (V)	1.8V
DC Current (uA)	30 u
Gain Bandwidth (MHz)	34MHz
Gain (db)	72.56db
Phase Margin (deg)	60
Slew Rate (V/us)	20V/us

PARAMETERS

Table1. Performance parameters of two-stage Operational Amplifier



(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u>

Vol. 9, Issue 1, January 2020

2. DC ANALYSIS

DC Analysis calculates the behaviour of the circuit when DC voltage or current is applied to it. It is used in determining operating point known as Bias point or Quiescent Point (Q-point).



Fig 4. DC analysis of two stage Op-Amp

3. TRANSIENT ANALYSIS

Transient Response gives information about how the Op-Amp works for a pulse input. It gives time domain waveforms which are plots of voltage or current v/s time. In a small amount of time the current or voltage may rapidly change. Therefore, in order to check the fluctuations transient analysis is done.



Fig 5. Transient analysis of two stage Op-Amp



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: www.ijirset.com

Vol. 9, Issue 1, January 2020

V. CONCLUSION

CMOS two stage op-amp using Differential amplifier and common source amplifier is designed, simulated and analysed using 180nm technology. It provides high performance with gain of 72.56db, bandwidth of 34MHz, phase margin of 60 degree. The main purpose of designing two stage Op-Amp is to obtain high gain, low power consumption, high output swing, greater bandwidth and low noise.

REFERENCES

- [1] R Bharath Reddy and Shilpa K Gowda, "Design and Analysis of CMOS Two Stage OP-AMP in 180nm and 45nm Technology" International Journal of Engineering Research & Technology (IJERT), Vol. 4 Issue 05, May-2015.
- [2] Sonu Kumar, Anjali sharma, PayalJangra, Pooja Rathee and Rekha Yadav, "Design of CMOS Operational Amplifier in 180nm Technology" International Journal of Innovative Research in Computer and Communication Engineering, Vol. 5, Issue 4, April 2017.
- [3] D. Nageshwarrao, K. Suresh Kumar, Y. Rajasree Rao, G. Jyothi. "Implementation and simulation of CMOS two stage operational amplifier", International Journal of Advances In Engineering and Technology, Vol. 5 Issue 02, Jan-2013.
- [4] PodilaKeerthi and R.Chennakeshavulu, "Design of High Gain OP-AMP using CMOS with 180nm Technology and its Application using Cadence Virtuoso", International Journal of Electronics, Electrical and Computational System IJEECS, Volume 6, Issue 12, December 2017.
- [5] SayanBandyopadhyay, Deep Mukherjee, Rajdeep Chatterjee, "Design Of Two Stage CMOS Operational Amplifier in 180nm Technology With Low Power and High CMRR", International Journal of Recent Trends in Engineering & Technology, Vol. 11, June 2014.
- [6] Kanika Sharma and Rahil Kumar, "Design of a Two Stage CMOS Operational Amplifier using 180nm and 90nm Technology", International Journal of Advanced Research in Electronics and Instrumentation Engineering, Vol. 5, Issue 5, May 2016.