

A Review on Demodulation Techniques Using Vivado on FPGA

Akansha Baral¹, Deepthi S², Mukul Anand Bathija³, Rahul R Shetty⁴, Deepthi Raj⁵

Student, Dept. of Telecommunication Engineering, Dayananda Sagar College of Engineering, Bengaluru, India^{1,2,3,4}

Assistant Professor, Dept. of Telecommunication Engineering, Dayananda Sagar College of Engineering,
Bengaluru, India⁵

ABSTRACT: This review paper deals with the assessment of research papers pertaining to research done in Xilinx Vivado as well as FPGA based implementation of various modulation and demodulation techniques like BPSK, FSK, FM/FSK, etc used in satellite communication. In this paper, the implementation of traditional and novel demodulation methods applicable to current world on a widely used digital processing system are discussed. Vivado Design Suite is a software suite introduced by Xilinx for synthesis and consecutive analysis of HDL designs which are superseding Xilinx ISE with additional characteristics for system on a chip development and high-level synthesis. It represents a ground-up rewrite and rethinking of the entire design flow (compared to ISE), and has been described by reviewers as "well-conceived, tightly integrated, blazing fast, scalable, maintainable, and intuitive". As different satellites utilize a few diverse tweak plans with variable information rates, in order to oblige to the Multi-satellite information gathering needs of a ground station, it is fundamental to have broad adaptability and programmability properties implanted in the structure of demodulators. The demodulation methods for Binary/Quadrature Phase Modulation (BPSK/QPSK) are all around set up and exhibited when actualized with simple circuits. As of late, cutting edge computerized innovation permits Radio Frequency (RF) signals to be prepared in the advanced time space. Adjusted RF signals are carefully examined and afterward demodulated progressively utilizing advanced signal processing methods actualized on FPGAs. In light of the utilization of FPGAs, the arrangement can have low force utilization, size and value decrease. Besides, these advanced demodulators are regularly reconfigured and moved up to strengthen the data rates in future.

KEYWORDS: Demodulation, Vivado, FPGA, PSK, Modulation

I. INTRODUCTION

VIVADO software was developed by Xilinx for creating HDL projects, synthesizing them and implementing for their FPGA devices. It is an IDE that compiles your HDL code to bit streams which are to be programmed to an FPGA. It includes electronic system level (ESL) design tools for synthesizing and verifying C-based algorithmic IP, standards based IP stitching and systems integration of all kinds of system building blocks, standards based packaging of both algorithmic and RTL IP for reuse and therefore, the verification of blocks and systems. The VIVADO High-Level Synthesis compiler enables C, C++ and SystemC programs to be directly targeted into Xilinx devices without the necessity to manually create RTL. The term FPGA stands for Field Programmable Gate Array and, it's a sort of semiconductor chip which may be programmed to perform like any system or digital circuit, almost like PLDs. PLDs are limited to hundreds of gates, but FPGAs support thousands of gates. The general FPGA architecture consists of three types of modules. They are I/O blocks or pads, Switch Matrix/Interconnections Wires and Configurable Logic Blocks (CLB). The basic FPGA Architecture is composed of two dimensional arrays of logic blocks with a feature for the user to arrange the interconnection between the logic blocks. There are three kinds of FPGAs – Low end (Spartan family from Xilinx), Mid-range (Artix-7 series from Xilinx) and High end (Virtex family from Xilinx) FPGAs.

Xilinx Artix-7 FPGA AC701 Evaluation kit introduces and provides a hardware environment for developing and evaluating designs involving the use of Artix-7 FPGAs. It establishes a high performance data transfer system. Also, it helps in enabling high performance serial connectivity. It implements monitor applications with HDMI out and offers features common to many embedded processing systems. Carrier modulation permits the transmission of adjusting frequencies without the utilization of transmission wire as a medium. Be that as it may, for the correspondence procedure to be finished or to be helpful, the insight must be recuperated in its unique structure at the getting site. The strategy of re-making unique adjusting frequencies (intelligence) from the RF transporter is referenced as Demodulation or Detection. Every sort of regulation is unique and requires various strategies to recuperate (demodulate) the knowledge. The circuit during which reclamation is accomplished is known as the Detector or Demodulator. The

term demodulator is utilized in light of the fact that the demodulation procedure is mulled over to be something contrary to regulation. The yield of a perfect identifier must be a particular proliferation of the regulation existing on the rf wave. Inability to precisely recoup this insight will end in contortion and debasement of the demodulated sign and knowledge are getting the opportunity to be lost. The contortion could even be in abundancy, recurrence, or stage, depending on the character of the demodulator.

The various demodulation techniques to be discussed are FSK, FSK/FM and PSK. Frequency shift keying (FSK) is that the most typical kind of digital modulation within the high-frequency radio spectrum, and has important applications in telephone circuits. Frequency shift keying (FSK) Demodulation could also be a frequency demodulation scheme during which digital information is retrained from discrete frequency changes of a carrier signal. The technology is used for communication systems like "telemetry, weather balloon radiosondes, caller ID, garage door openers, and low frequency radio transmission within the VLF and ELF bands." The demodulation methods for FSK are often divided into two major categories: FM detector demodulators and filter-type demodulators. In FSK/FM demodulation technique, The FM detector demodulator treats the FSK signal as a simple FM signal with binary modulation. The constrained sign is FM identified to give a positive yield to an imprint condition and a negative yield for a local condition. The crude, distinguished sign is low pass-sifted to ask hinder clamor segments at frequencies over the baud and, at long last, the choice circuit makes every single positive voltage into double 1's and every one negative voltages into twofold 0's. An examination of the FSK range with the range over which a FM-type FSK locator is delicate to impedance prompts the end that the presentation of a FM-type FSK indicator is seriously restricted by its generally wide info transmission capacity. The incorporation of goliath bits of recurrence range that don't contain huge sign vitality is plainly a non-ideal way to deal with FSK demodulation. For telemetry applications, PSK is contemplated an effective sort of information regulation since it gives the most minimal likelihood of mistake for a given got plentifulness, when estimated more than one image period. Earthly microwave radioconnections and satellite correspondence frameworks likewise much of the time utilize PSK as their adjustment design. PSK demodulation could likewise be a demodulation procedure whereby the info which can be a parallel PCM waveform is gotten from the yield waveform whose stage has been moved to at least one among an intense and quick number of states. The demodulation procedure are frequently isolated into three significant subsections. Initially, since the approaching waveform is smothered bearer in nature, intelligent recognition is required. The strategies by which a stage sound bearer springs from the approaching sign are named 'transporter recuperation.' Next, the data are acquired by cognizant augmentation, and used to infer clock-synchronization data. the data are then gifted the channel, which shapes the guts beat train so on limit intersymbol-impedance mutilation impacts. (The channel is normally positioned at the IF contribution of the demodulator with proportional outcomes.) This formed heartbeat train is then directed, related to the determined clock, to the information sampler which yields the demodulated information. The demodulated information will in any case display aMth-request $\pm 180^\circ$ stage vagueness which must be amended. the principal basic rectification plot includes the transmission of a referred to succession as an information prelude. After preface disentangling, the demodulator at that point alters the bit streams that are in error.

The rest of the paper is organized as follows: Section II provides an assessment of Vivado Design Interface: An Export/Import, Section III briefly touches upon Design and Hardware Implementation of Reconfigurable Nano Satellite Communication System Using FPGA Based SDR for FM/FSK Demodulation and BPSK Modulation, Section IV discusses FPGA Implementation of a completely Digital Demodulation Technique for Biomedical Application, Section V does an assessment on Various PSK Modulation Schemes for Wireless Communication, Section VI deals with FPGA based generalized architecture for Modulation and Demodulation Techniques.

II. VIVADO DESIGN INTERFACE: AN EXPORT/IMPORT CAPABILITY FOR VIVADO FPGA DESIGNS

Research devices focusing on business FPGAs have most usually been founded on the Xilinx Design Language(XDL). Vivado, notwithstanding, doesn't bolster XDL, forestalling comparative instruments from being made for cutting edge gadgets. Vivado incorporates a Tcl interface that uncovered Xilinx's interior plan and gadget information structures. Significant difficulties still stay to clients endeavoring to use this Tcl interface to create outer CAD apparatuses. Here, the Vivado Structure Interface (VDI), a lot of document configurations and Tcl capacities that address the difficulties of sending out and bringing in plans to and from Vivado us displayed. To show its utilization, VDI has been coordinated with RapidSmith2, an outside FPGA CAD structure. To our information this work is the primary fruitful endeavor to give an open-source instrument stream that can trade structures from Vivado, control them with outside CAD devices, and reimport an identical portrayal once more into Vivado. This exhibits the Vivado Design Interface, an utility to remove plan data out of the Vivado structure suite. It is intended to fillin as a XDL-elective, and has been shown with the RapidSmith2 CAD instrument system. Apparently, this work is the primary effective endeavor to give an open-

source device stream to send out plans from Vivado, control them in outside CAD device systems, furthermore, re-import a proportionate portrayal again into Vivado. We trust it will give scientists a system to investigate novel CAD apparatuses for cutting edge Xilinx FPGAs

III. DESIGN AND HARDWARE IMPLEMENTATION OF RECONFIGURABLE NANO SATELLITE COMMUNICATION SYSTEM USING FPGA BASED SDR FOR FM/FSK DEMODULATION AND BPSK MODULATION

Communication system is one of the major areas in which digital signal processing finds direct application. Later progresses in signal handling have helped in gigantically lessening the unpredictability of communication system plan and likewise in improving the presentation of the framework. Software Defined Radio (SDR) empowers incircle reconfigurability of recurrence, tweak plot, information rate, data transfer capacity and channel coding on account of satellite communication system where part change is beyond the realm of imagination after dispatch. This portrays the structure and equipment execution of SDR type communication system which is dependent on FPGA for a nano satellite. The major operations done onboard are locally available in FM/FSK demodulation for tele direction uplink and BPSK modulation with raised cosine filtering for telemetry downlink. The full framework is structured and actualized dependent on Microsemi Smartfusion2 FPGA. For equipment assessment of the framework, Virtex-6 FPGA with fast simple daughter card is utilized. Test outcomes are likewise given toward the finish of the paper alongside execution of reconfigurability. Here, the design and implementation of an on-board communication system for a nano satellite with FPGA based SDR was developed. All the structure viewpoints were addressed beginning from interface spending investigation to the equipment acknowledgment through MATLAB reproduction and VHDL usage. As an option for the approval of the equipment configuration, testing with Virtex-6 FPGA improvement pack alongside rapid simple daughter card has been done and the test outcomes are according to desire. Different reconfigurability alternatives have likewise been actualized which is one of the significant perspectives of SDR based frameworks.

IV. FPGA IMPLEMENTATION OF A FULLY DIGITAL DEMODULATION TECHNIQUE FOR BIOMEDICAL APPLICATION

The commonly used technique of demodulation in EIT / EIS systems is the direct conversion (zero-IF) method in which the measured single-tone current (or voltage) signal is combined at the same frequency with the source waveform, so that the magnitude and phase of the measured current (or voltage) can be calculated after a low pass filter point. This is particularly true for an EIS system that might need to work as small as 100 Hz in a low frequency range. In the method discussed here, the amplitude and phase of the IF signal can be determined with the transition of the IF signal to the baseband (zero frequency) after digitizing the signal by an ADC in the digital domain. A lowpass FIR filter and digital variable frequency oscillator were used in this method. There's no need for a zero crossing technique in our designed system that suffers from jitter noise and different path delay, for signal mixing. On a Xilinx Virtex-4 LX25 FPGA we've implemented optical demodulation part of the system. A wireless demodulation technique has been developed for an EIT device. A digital high-Q FIR LPF has been used in this system for narrowband filtering and a sinusoidal reference with variable frequency source implemented to obtain the input signal spectrum so there is no need to implement a very accurate sinusoidal source that costs high and requires more precision and precise systems.

V. VARIOUS PSK MODULATION SCHEMES FOR WIRELESS COMMUNICATION

High quality, high data rate and high spectral efficiency are always needed in communications systems. Moving to higher balance methods, the quantity of particular signs permits the measure of data per image to increment, while more prominent vitality is expected to keep up a similar separation between vectors of signs. There are two modulator types, which are arranged dependent on assembling procedures, to be specific adjusted modulator and modulator pathlength. The way length is the equivalent in the reasonable structure modulator, so no sign variety is available, and accordingly no circulator is required. The modulators of the way length are isolated into two kinds of modulator type reflection and modulator type transmission. Here, various computerized keying modulators are arranged concerning RF fragment. At this moment present the new model of recognizing BPSK. BPSK is practiced through the assistance of 180 degree mutt (Rat-race) trailed by SPDT. Commonplace RF turns dependent on strong state gadgets have low force taking care of productivity, high resistive misfortunes so MEMS switches are utilized because of higher protection, low misfortunes and the capacity to work with restricted influence dealing with abilities at high frequencies. SPDT switch has the exchanging qualities between the two data sources, contingent upon the contribution of the influence. The Binary Phase move keying planned by the daily schedule and in this way the SPDT switch. With the help of two exchanging ways of SPDT switch, Binary Phase move keying have two states, state 1 and state 2. The stage contrast

between two yields state 1 and state 2 of BPSK is 180 degrees . Such PSK modulators transmit high force with less stage mistake so that the modulator can be applied to higher recurrence band.

VI. VARIOUS PSK MODULATION SCHEMES FOR WIRELESS COMMUNICATION

Here, the creators structure a modulator-demodulator circuit which can execute diverse regulation plans like-AM, ASK, BPSK, FSK and QPSK. Both the LUT based execution and complete VHDL based usage have done by utilizing computerized high recurrence transporters. In the activity to comprehend the whole tweak and demodulation plans utilizing MATLAB Simulink. The arrangement of a VHDL program is made round the idea of BLOCKS which are the fundamental structure units of a VHDL plan. Modulator is actualized in the FPGA utilized VHDL language and DDS (Direct Digital Synthesizer) part in the Xilinx ISE improvement apparatus. Yet, during this paper both the LUT based execution and complete VHDL based usage have done by utilizing computerized high recurrence bearers. In the activity to comprehend the whole tweak and demodulation plans utilizing MATLAB Simulink. A Matlab-Simulink reenactment model is portrayed that allows an exact exhibition forecast of complete tweaks and demodulations plans. In the following stage to constructed the fundamental units in FPGA utilizing HDL coding. The modulator and demodulator are planned will give various plans and one just gotta change the control signs to encourage a chose regulation method. The FPGA acknowledgment has been actualized is predicated on all out computerized methods and hence the acknowledgment needs just advanced circuits. The transporter utilized is also computerized high recurrence square wave signal. As a result,the whole acknowledgment is far quicker than other method which utilizes Analog signs and Analog circuits.

A survey on the digital modulation techniques implemented with the aid of Xilinx Vivado on FPGA presented in this document exposes that the choice of the technique of digital modulation is entirely dependent on the type of application , as an application may require a greater accuracy in the reception of data. The other application necessity could also be power or available bandwidth. Demodulation of commands come with the added benefit of scope of checking for errors post the resurrection of the commands at hand, ensuring that they are errorless. The service quality supplied by the wireless communication system can be significantly improved with the help of proper selection of modulation method. The simplification in implementing these designs comes from completely digitizing the modulation and demodulation approach. The consistent move technique gave upgraded speed contrasted with the current reconfigurable FIR execution in writing.The advanced usage of each square was done independently and they were coordinated to recuperate transporter signal in collector and it was confirmed in Xilinx ISE plan suite.

The test results were as per expectation. Various reconfigurability options were also implemented which is one of the important aspects of SDR based systems.It could accomplish 99.999% piece precision rate when sign to commotion proportion was 10dB. From the after-effect of eye outline, star grouping, regulated and demodulated signal, analysis of eye graph, we could see that the Costas structure planned acknowledged transporter synchronization well.

VII. CONCLUSION

A survey on the digital modulation techniques implemented with the aid of Xilinx Vivado on FPGA presented in this document exposes that the choice of the technique of digital modulation is entirely dependent on the type of application, as an application may require a greater accuracy in the reception of data. The other application necessity could also be power or available bandwidth. Demodulation of commands come with the added benefit of scope of checking for errors post the resurrection of the commands at hand, ensuring that they are errorless. The service quality supplied by the wireless communication system can be significantly improved with the help of proper selection of modulation method. The simplification in implementing these designs comes from completely digitizing the modulation and demodulation approach. The consistent move technique gave upgraded speed contrasted with the current reconfigurable FIR execution in writing. ([6]) The advanced usage of each square was done independently and they were coordinated to recuperate transporter signal in collector and it was confirmed in Xilinx ISE plan suite.([7]) The test results were as per expectation. Various configurability options were also implemented which is one of the important aspects of SDR based systems.([8]) It could accomplish 99.999% piece precision rate when sign to commotion proportion was 10dB.([9]) From the after-effect of eye outline, star grouping, regulated and demodulated signal, analysis of eye graph, we could see that the Costas structure planned acknowledged transporter synchronization well.([10])

VIII. ACKNOWLEDGEMENT

The procedure of this review paper needed a lot of guidance and support which was provided by our guide Mrs. Deepthi Raj, Assistant Professor Department of Telecommunication Engineering, Dayananda Sagar College of Engineering, Bengaluru. We are really thankful for her advice and being our guiding light. We would also like to thank Dr. Smitha Sasi for being there in case we had any kind of doubts and supporting us all the time.

REFERENCES

- [1] "Vivado Design Interface: An Export/Import Capability for Vivado FPGA Designs"; Thomas Townsend, Brent Nelson; 2017 27th International Conference on Field Programmable Logic and Applications (FPL); Ghent, Belgium
- [2] "Design and Hardware Implementation of Reconfigurable Nano Satellite Communication System Using FPGA Based SDR for FM/FSK Demodulation and BPSK Modulation"; Nivin R, Vidhya P, Dr. J Sheeba Rani; 2016 International Conference on Communication Systems and Networks (ComNet) | 21-23 July 2016 | Trivandrum, India.
- [3] "FPGA Implementation of a Fully Digital Demodulation Technique for Biomedical Application"; Mohammad H. Zarifi, Javad Frounchi, Sanaz Asgarifar; Conference Paper in Canadian Conference on Electrical and Computer Engineering - January 2009.
- [4] "Various PSK Modulation Schemes for Wireless Communication"; Manoj Kumar, Sumit Tripathi, Anurag Vidyarathi, Sribidhya Mohanty, R. Gowri; Dehradun, India; International Conference on Computer & Communication Technology (ICCT)-2011.
- [5] "FPGA based generalized architecture for Modulation and Demodulation Techniques"; Swapan K Samaddar, Atri Sanyal, Somali Sanyal; Kolkata, India; Swapan K Samaddar et al. / Journal of Computing Technologies ISSN 2278 -3814.
- [6] "FPGA implementation of reconfigurable architecture for half-band FIR filters" by Avi Goswami, Meenakshi Agarwal, Tarun Kumar Rawat, Kunwar Singh, 4th IEEE International Conference On Signal Processing, Computing and Controlling ICSPCC, 2017
- [7] "Design of costas loop for carrier recovery mechanism of BPSK demodulation" by M. Sudar Devi, M. Saketh, Muthumeenakshi.
- [8] "Design and hardware implementation of reconfigurable nano satellite communication system using FPGA based SDR for FM/FSK demodulation and BPSK modulation"
- [9] "A new method for demodulation of FSK signal with severe impulse interference" by Heyi Hu, Chun Zhang, Yongming Li; Department of Microelectronics and Nano-electronics, Tsinghua University, Beijing, China; IEEE, 2015.
- [10] "Analysis and Implementation of Modified Costas Loop for QPSK" by Xiao-ou Song, Engineering University of CAPF, Xi'an, Shanxi, China; 2015 International Conference on Intelligent Networking and Collaborative Systems.