

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

DIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 13, Issue 4, April 2024

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 8.423

9940 572 462

6381 907 438

 \bigcirc

🖂 ijirset@gmail.com



| e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 4, April 2024 ||

| DOI:10.15680/IJIRSET.2024.1304387 |

Time Delay Valve

Fadil Rahman¹, Hariharan Ganesh², Omkar Ghadigaonkar³, Atharva Kadam⁴

Student, Diploma in Mechanical Engineering, Thakur Polytechnic, Kandivali, Maharashtra, India¹ Student, Diploma in Mechanical Engineering, Thakur Polytechnic, Kandivali, Maharashtra, India² Student, Diploma in Mechanical Engineering, Thakur Polytechnic, Kandivali, Maharashtra, India³ Student, Diploma in Mechanical Engineering, Thakur Polytechnic, Kandivali, Maharashtra, India⁴

ABSTRACT: The Time Delay Circuit is a fundamental component in electronics, serving a crucial role in various applications ranging from control systems to signal processing. This paper focuses on the design, implementation, and analysis of a time delay circuit aimed at achieving precise timing intervals. The circuit employs a combination of passive and active components to introduce controlled delays in signal propagation. Through thorough experimentation and analysis, the performance characteristics, including delay accuracy, stability, and dependency on environmental factors, are investigated. Furthermore, potential applications of the time delay circuit in real-world scenarios are explored, highlighting its significance in industries such as telecommunications, instrumentation, and automation. The findings and insights gained from this project contribute to advancing the understanding and practical implementation of time delay circuits, paving the way for enhanced efficiency and reliability in various electronic systems.

KEY WORDS: Time delay valve, Compressor, Solenoid, PLC.

I. INTRODUCTION

The time delay valve, a pinnacle of engineering innovation, epitomizes the importance of precise timing in fluid control systems. Through strategically timed delays in opening and closing fluid pathways, these valves enable complex sequences of actions.

The objective of this paper is to explore the intricate role of time delay valves in contemporary engineering applications. It will delve into the fundamental principles, design factors, and practical applications of these valves. By conducting a methodical analysis, we aim to clarify the various functionalities and operational intricacies of these valves, highlighting their adaptability in a wide range of industrial sectors. Additionally, the aim of this research is to investigate the mutually beneficial connection between time delay valves and various other elements in fluid control systems. This research emphasizes the crucial role these valves play in improving performance, reducing risks, and strengthening system durability. By utilizing real-life examples and sophisticated computer simulations, we aim to demonstrate how time delay valves can significantly improve efficiency and boost productivity.

This document provides a thorough examination of the importance of the time delay valve in fluid control engineering. It offers engineers and researchers valuable knowledge on how to utilize its capabilities effectively, enabling them to achieve higher levels of efficiency and precision in fluid dynamics.

e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |



|| Volume 13, Issue 4, April 2024 ||

DOI:10.15680/IJIRSET.2024.1304387



II. LITERATURE REVIEW

In the study conducted by Eto et al. in 2000, the main objective was to examine the correlation between an analogcontrolling current and the delay time of an active delay element. Equation (3) was derived to represent this relationship, indicating that the delay is determined by the controlling current as it affects the charging and discharging of the output capacitance of the delay element.

The study conducted by Nuyts et al. in 2014 provides an analysis of high-resolution CMOS delay lines. It explores various approaches to adjust the delay of CMOS delay elements. The research delves into methods like modifying the drive strength of a logic gate that drives a capacitor and the input of another logic gate. Additionally, it investigates the inclusion of a variable load positioned at the internal node between two consecutive logic gates.

The study by Jia in 2005 centers on the analog differential buffer delay element, utilized to achieve sub-gate delay resolution. This element exhibits enhanced spectral purity and strong resistance to common mode noise.

In 2003, Yang conducted a study that delves into the utilization of delay-locked loops (DLLs) for achieving precise delay steps with high resolution. DLLs are time-delay circuits that are unconditionally stable and possess the ability to generate output signals with exact delays.

The research conducted by Zhang, Shibata, and Ohmi in 1992 introduced the neuron-MOS mechanism, which utilizes an nMOS transistor with a floating gate electrode to control the delay of an analog delay element.

The study conducted by El Mourabit and colleagues in 2012 demonstrates the application of an RC-based differentiator in regulating the delay of an analog delay element by controlling the pMOS transistor of a CMOS inverter.

The study conducted by Nuyts et al. in 2014 explores the utilization of delay-controlling MOS transistors with controlled aspect ratio. These transistors function as adjustable current sources at the pull down of logic gates, offering a technique to regulate the delay of an analog delay element.

The research carried out by Maneatis in 1996 centered around the analog differential buffer delay element. This element played a crucial role in achieving precise sub-gate delay resolution. It consists of a source-coupled differential pair with resistive active symmetric loads, accompanied by a biasing tail current source.

In 2011, Jaehyouk and other researchers delved into the analysis of jitter performance in delay-locked loops, finding that the performance fell within the picosecond range.

The primary objective of the research conducted by Helal et al. in 2008 was to investigate the application of delaylocked loops for achieving accurate and high-resolution delay steps. These delay-locked loops, known as DLLs, are time-delay circuits that exhibit unconditional stability and are capable of generating output signals with precise delays.



|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 4, April 2024 ||

DOI:10.15680/IJIRSET.2024.1304387

The study conducted by Xanthopoulos Guang-Kaai et al. (2000) delves into the vernier delay line (VDL) technique, showcasing its ability to achieve delayed output with sub-gate resolution through the propagation of the input pulse along two separate signal paths with slightly differing delay times.

III. SCOPE OF TOPIC

The capstone project's scope includes designing, implementing, and analyzing a time delay circuit, as well as exploring potential applications across different fields. The project's objectives for the Design Phase are to investigate various time delay circuit topologies, choose the most appropriate design based on project needs, determine the desired delay range, precision, and stability criteria, and select electronic components that meet criteria like cost, availability, and performance.

Implementation Phase

Construct the time delay circuit in accordance with the designated design specifications. Employ simulation software to verify the circuit design and enhance the values of components for achieving the desired performance. Proceed to assemble the circuit on either a prototyping board or a printed circuit board (PCB) for the purpose of testing and evaluation.

Testing and Analysis

Perform thorough testing on the time delay circuit to assess its delay accuracy, stability, and the impact of environmental factors. Utilize laboratory tools to analyze the circuit's performance across different operating conditions. Validate the effectiveness of the circuit design by comparing experimental findings with theoretical projections and simulation data.

Signal Processing: Align signals, synchronize data streams, and incorporate specific delay characteristics. *Telecommunications:* Support the cancellation of echoes, reduction of jitter, and synchronization of communication protocols.

Instrumentation: Improve timing precision in oscilloscopes, data acquisition systems, and other instrumentation devices.

Documentation and Reporting

Thoroughly documenting the complete design process, which includes circuit schematics, component specifications, simulation results, and experimental findings, is essential. Compile a detailed report that summarizes the project objectives, methodology, results, and conclusions. Clearly and concisely present potential applications of the time delay circuit, supported by examples and case studies.

IV. METHODOLOGY

Requirement Analysis

Clearly outline the distinct prerequisites and goals of the project, encompassing the preferred range of delay, level of precision, stability criteria, and potential applications of the time delay circuit.

Circuit Design

Examine a variety of time delay circuit structures, considering aspects such as complexity, performance, and ease of incorporation. Identify the most appropriate circuit design based on the project requirements and accessible resources. Employ simulation software like SPICE to create and refine the circuit, including component selection, values, and organization.

Component Procurement and Fabrication

Manufacture the time delay circuit as per the design specifications, adhering to standard PCB design practices if relevant.

Testing Setup Preparation

In order to carry out experiments effectively, it is necessary to create a testing environment that is furnished with laboratory instruments such as oscilloscopes, function generators, and multimeters. Before commencing any experiments, it is imperative to verify the calibration and functionality of these testing equipment.

IJIRSET©2024



| e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 4, April 2024 ||

| DOI:10.15680/IJIRSET.2024.1304387 |

Experimental Testing

Conduct a comprehensive testing procedure on the time delay circuit to evaluate its performance traits, which encompass delay accuracy, stability, and sensitivity to environmental influences. Record and analyze relevant parameters, such as delay time, signal distortion, and power consumption, across various operational condition.

Data Analysis

Evaluate the experimental data in order to evaluate the efficiency of the time delay circuit based on the specified criteria. Compare the experimental findings with theoretical projections and simulation data to confirm the validity of the circuit design and optimization procedure.

Application Exploration

Research the practical uses of the time delay circuit in various fields like control systems, signal processing, telecommunications, and instrumentation. Identify precise instances and scenarios where the time delay circuit can bring about tangible improvements and advantages.

Documentation and Reporting

It is important to compile a thorough report that provides a summary of the project objectives, methodology, results, and conclusions.

Reflection and Future Directions

Review the project outcomes and key takeaways from the design and implementation phases. Highlight possible areas for future research and growth, which may involve enhancing the time delay circuit design, improving optimization methods, and discovering novel applications.

V. DETAILS OF DESIGN, WORKING ANDITS PROCESSES

Analog time delay circuits play a vital role in numerous applications, such as signal processing, communication systems, and control systems. They play a significant role in introducing a precise time delay between input and output signals, which is crucial for synchronizing or filtering signals. This literature review aims to explore the design and working principles of analog time delay circuits, along with previous research conducted on this subject.

Design and Working Principles

Analog time delay circuits can be constructed using a variety of techniques, such as bucket-brigade delay lines, RC delay circuits, and transistor delay circuits. These circuits are typically comprised of a series of electrical components linked together, with each component introducing a delay between its input and output.

Bucket-Brigade Delay Line

A bucket-brigade delay line, classified as an analog delay line, employs capacitors and switches to store and transfer a charge along the line. By merging the two outputs, the "gaps" in the main delay line are effectively filled. These outputs can be combined by either shorting them together or connecting them to a balance potentiometer. The crucial components of an analog delay circuit encompass delay-line MOSFETs, input and output lowpass filters, and a two-phase clock.

RC Delay Circuit

A simple RC delay circuit is designed to create a delay by charging a capacitor through a resistor. The delay duration can be customized by changing the resistor and capacitor values. However, the maximum delay duration is determined by the time constant of the circuit, which is the product of the resistor and capacitor values.

Transistor Delay Circuit

In a transistor delay circuit, a Millman integral circuit is created by combining a transistor and a capacitor. The delay section is composed of two transistors (BG1 and BG2) and a capacitor (C) that is charged through a resistor (R2) and a resistor-capacitor (RC) network. The delay time is determined by the capacitor's charging time and the transistors' switching time.

e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |



|| Volume 13, Issue 4, April 2024 ||

DOI:10.15680/IJIRSET.2024.1304387



VI. FUTURE SCOPE

Enhancing the delay range: The current design features a delay range from 0 seconds to 8 seconds. Future improvements could concentrate on broadening this range to accommodate longer delays, beneficial for applications like audio processing and communication systems.

VII. CONCLUSION

The design and implementation of an analog time delay circuit, known as the "Time Delay Circuit (Analog)" project, is the main focus. This circuit is utilized in various fields, such as audio processing, communication systems, and control systems. The project's main objective is to provide a delay range from 0 seconds to a maximum of 8 seconds in the specified design. The circuit operates by amplifying the input signal, converting it into a digital value using an analog-to-digital converter (ADC), storing the digital sample in a large RAM buffer, retrieving older samples from the buffer, converting the digital samples back to an analog signal using a digital-to-analog converter (DAC), and finally, applying a low-pass filter to the output to eliminate unwanted frequencies.

ACKNOWLEDGMENT

My team and I express our gratitude to Mrs. Shaishavi Parikh, our project guide and mentor, as well as to Mrs. Nehal Muchhala, the Head of the Department of Mechanical Engineering, for her unwavering support at Thakur Polytechnic College.

REFERENCES

[1] K. L. Srinivasulu, D. Srikanth, K. Rafi, and B. Ramanjaneeyulu conducted a study titled "Optimization of Air Filter in an Automobile Diesel Engine by Using CFD Analysis" published in IOSR Journal of Mechanical and Civil Engineering in 2016.

[2] In 2017, H. Song, B. Yang, and H. Cho conducted a study titled "A study on the optimum shape of automobile air cleaner diffuser" which was published in the International Journal of Applied Engineering Research. The study, published in volume 12, issue 12, spanned from page 3377 to 3381.

[3] M. R. Chopade, A. P. Valavade, S. H. Barhatte, M. Engineering, and M. I. T. College conducted a study on the "Performance enhancement of air filter by design optimization" which was published in the International Journal of Advanced Engineering Technology, volume III, Issue I, in January-March 2017, pages 68-70.

[4] In 1997, the Engineering department conducted a study titled "Analysis of pleated air filters using computational fluid dynamics."



| e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 4, April 2024 ||

| DOI:10.15680/IJIRSET.2024.1304387 |

[5] The article titled "Experimental and Numerical Analysis of a Motorcycle Air Intake System Aerodynamics and Performance" explores the aerodynamics and performance of a motorcycle air intake system. It was published in December 2020 and can be accessed through the DOI 10.15282/ijame.17.1.2020.10.0565.

[6] In 2013, R. Manikantan and E. J. Gunasekaran conducted a study on the modeling and analysis of the air filter in the air intake system of an automobile engine. The article is published in volume 2013 and can be accessed with the DOI 10.1155/2013/654396.

[7] The performance of the S1110 Diesel Engine was analyzed in relation to the presence of an air filter by A. J. Yang, Z. J. Song, J. W. Yang, and C. J. Zhao in their publication titled "Effect of Air Filter on Performance of S1110 Diesel Engine." This study was published in the IOP Conference Series: Materials Science and Engineering, volume 688, issue 2, in 2019. The paper can be accessed by using the DOI: 10.1088/1757-899X/688/2/022050.

[8] The CFD Analysis of Air Filters for an Off-Highway Vehicle was carried out by G. Nagarajan, S. M. E. Kumar, and D. G. R. Chowdhury, as detailed in a SAE Technical Paper from January 2007 with the DOI 10.4271/2007-26-048.
[9] In 2008, X. Wang, K. Kim, C. Lee, and J. Kim conducted a study titled "Prediction of air filter efficiency and pressure drop in air filtration media using a stochastic simulation" which was published in the journal Fibers Polym. The study aimed to predict the efficiency and pressure drop of air filters in air filtration media. The authors utilized a stochastic simulation approach to analyze the data. The article can be accessed through the DOI 10.1007/s12221-008-0006-4.

[10] In 2001, L. Ma, M. Paraschivoiu, J. Yao, and L. Blackman published a paper titled "Improving flow uniformity in a diesel particulate filter system" as SAE Technical Paper number 724. The objective of the paper was to enhance the flow uniformity within the mentioned system. To access the full paper, the DOI 10.4271/2001-01-1944 can be utilized.

[11] The article titled "Flow distribution effects upon air filter performance measurements" authored by R. D. Sabnis, Q. Cai, and F. W. Chambers was published in the Journal of Engines in 1995. The paper, identified as SAE 1995, 940317, can be found on pages 386-396.

[12] The optimization technique for automotive design was created by A. Al-Sarkhi and F. W. Chambers

INTERNATIONAL Standard Serial Number India







INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com