



e-ISSN: 2319-8753 | p-ISSN: 2347-6710

# IJRSET

International Journal of Innovative Research in  
**SCIENCE | ENGINEERING | TECHNOLOGY**



# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 13, Issue 3, March 2024

**ISSN** INTERNATIONAL  
STANDARD  
SERIAL  
NUMBER  
INDIA

Impact Factor: 8.423

 9940 572 462

 6381 907 438

 [ijirset@gmail.com](mailto:ijirset@gmail.com)

 [www.ijirset.com](http://www.ijirset.com)

# Low Power Design Techniques for Efficient CMOS Logic Gates and Adders

S. Thejaswini, M. Akshitha, B. Balaji, B. Bheema, K. Manasa

Asst.Professor, Department of Electronics and Communication Engineering, Annamacharya Institute of Technology and Sciences, Tirupati-AP, India

B. Tech Student, Department of Electronics and Communication Engineering, Annamacharya Institute of Technology and Sciences, Tirupati-AP, India

**ABSTRACT:** Innovation has progressed so that coordinated chips (ICs) have greater usefulness joined onto a more modest chip. By utilizing more semiconductors, Undesirable clamor, and power scattering have expanded, therefore. The more complicated the plan, the more slow the interaction becomes. Consequently, there is a requirement for fast speed and negligible power utilization. This work presents the plan of snake and rationale circuits in three unmistakable reciprocal rationale, proportion rationale, and dynamic rationale CMOS innovation models. Even though they all play out similar work, there are contrasts in how the go-between hubs and semiconductor count are made. This paper's essential objective is to look at the static CMOS snake, proportion rationale viper, and planned overflow voltage switch rationale snake (generally called twofold rail domino) about control dispersing and area. The plans are done on 40nm cycle models in cowhide treater mechanical assemblies v16.0 s-Change arranger and reenactments are finished in T-Zest.

**KEYWORDS:** Pseudo NMOS, Dynamic differential Cascade voltage logic, Static CMOS, Dual rail Domino.

## I. INTRODUCTION

The foundation of cutting-edge submicron innovations lies in the development of power and high-speed communication signal processing chips. The effectiveness of applications dependent, on signal processing relies on using mathematical circuits to perform intricate calculations. Arithmetic logic units, such as adders are commonly found in Scale Integrated (VLSI) systems. A significant focus in this field is achieving a reduction in power consumption. In today's world, there is a growing demand for devices prompting engineers to strive for smaller chip sizes, faster speeds, and longer battery life. The core component of circuits includes operations, like addition subtraction, division, exponentiation, and so forth.

In CMOS, pull-down network (PDN) and pull-up network (PUN) among other networks A generic N input logic gate with all inputs distributed to the pull-up and pull-down networks is seen in the image. When the logic gate's intended output is 1 (determined by the inputs), the PUN's job is to establish a link between the output and VDD. Similar to this, when the logic gate's intended output is zero, the PDN's job is to link the output to VSS. Due to their mutual exclusion design, only one of the pull-up networks and PDN networks may operate in a steady state at any one time. In this manner, a channel always exists between VDD and the output, achieving a high output after the transients have subsided. This is the same as saying that in a steady state, the output node is always a low-impedance node.

## II. RECENT WORKS

The headway of innovation has prompted the improvement of Incorporated Chips (ICs) with more modest sizes and expanded usefulness. Notwithstanding, this has likewise brought about higher power dispersal and undesired clashing because of the use of additional semiconductors. As plans become more intricate, speed likewise turns into a restricting variable. The interest in low-power and rapid arrangements is fundamental. In this paper, the emphasis is on the plan and correlation of various CMOS innovation structures, including reciprocal rationale, proportion rationale, and dynamic rationale, for viper and rationale circuit executions.

Dynamic DCVSL [4], is a blend between the domino rationale and the static DCVSL. The circuit graph of the powerful DCVSL full viper is given in Figure 6 The benefit of this style over domino rationale is the capacity to create any rationale capability. Domino rationale can create noninverted structures of rationale. For instance, in the plan of a

wave convey snake, two cells should be intended for the convey spread, one for the genuine convey signal and another for the correlative one (in Figure 7, the phone for the genuine convey signal is just shown, yet the one for the integral sign is additionally required).

Tanner EDA is a suite of tools for the design of integrated circuits. These tools allow you to enter schematics, perform Spice simulations, do physical design (i.e., chip layout), and perform design rule checks (DRC) and layout versus schematic (LVS) checks. 3 tools are used for this process: S-edit, T-SPICE, and L-edit.

To design an AND gate using Tanner EDA, you can follow these steps:

Start S-edit and create a new design with a descriptive name, "ANDgate". Create a new cell called "TOP" and open its schematic view.

From the library browser, select the "MOSIS\_SCMOS" library and the "nmos4" and "pmos4" devices. Drag and drop two nmos4 and two pmos4 devices onto the schematic window.

Connect the devices as shown in the figure below, using the "wire" tool and the "label" tool. Label the inputs as "A" and "B", the output as "Y", and the power supply as "VDD" and "GND".

Save the schematic and close S-edit. View the waveforms in w-edit. Calculate the Power, Area, and Delay in the T-Spice

### III. PROPOSED WORK

CMOS circuit configuration incorporates different styles customized to adjust power utilization, speed, and region proficiency. Static CMOS, a common style, includes a blend of P-type and N-type semiconductors in a cross-coupled setup, offering low power dispersal however with high region use.

**3.1 Static CMOS** A set of development rules can be determined to develop rationale capabilities. NMOS gadgets associated with series relate to an AND function. With every one of the sources of info high, the series mix conducts also, the worth toward one side of the chain is moved to the opposite end. Essentially, NMOS semiconductors are associated with equal address and OR capability. A leading way exists between the result and the information terminal if something like one of the data sources is high.




Fig1 Static CMOS




Fig 2 Static CMOS Full Adder

**3.1.2 Static CMOS Full Adder** A static CMOS (Correlative Metal-Oxide-Semiconductor) full snake is a basic part of computerized hardware, especially in the space of parallel number-crunching tasks inside PCs. The expression "static" in this setting alludes to the shortfall of dynamic stockpiling components like flip-lemon or capacitors, recognizing it from dynamic CMOS plans. The static CMOS full snake is eminent for its productivity concerning power utilization during inactive states.

**3.2 Pseudo NMOS** Pseudo-NMOS (Negative Metal-Oxide-Semiconductor) rationale is a sort of computerized rationale plan that involves a mix of NMOS semiconductors for pull-down organization and resistive components for a pull-up network, successfully making an NMOS-just execution that copies the usefulness of both NMOS and PMOS semiconductors




Fig 3 Pseudo NMOS




Fig 4 Pseudo NMOS Full adder

**3.2.1 Pseudo NMOS Full Adder** The Pseudo-NMOS (Negative Metal-Oxide-Semiconductor) full snake is a computerized circuit utilized for twofold expansion, utilizing pseudo-NMOS rationale doors. Dissimilar to conventional NMOS or CMOS plans, pseudo-NMOS rationale depends exclusively on NMOS semiconductors for the draw-down and pull-up networks. This plan improves the hardware by disposing of the requirement for PMOS semiconductors. In a pseudo-NMOS full snake, the draw-down network comprises flowed NMOS semiconductors. These semiconductors are associated in series to make the rationale door's result, creating areas of strength for a level sign when the information conditions request it. The draw-up network, liable for driving the result high, includes a resistor associated with the result hub and the power supply voltage (VDD).

**3.3 Dual Rail Domino Logic** Double Rail Domino Rationale is a variety of Domino Rationale, a powerful rationale family, where reciprocal signs, generally alluded to as double rails, are utilized to address rationale values. In conventional Domino Rationale, a solitary sign swings among high and low states, while Double Rail Domino Rationale utilizes two signals, and their supplements, to address legitimate qualities. In Double Rail Domino Rationale, the two corresponding signs, frequently meant as P (Positive) and N (Negative), are utilized to encode a rationale state. The rationale entryways in this plan use these double rail signs to proliferate data.




Fig 5 Dual Rail Domino Logic




Fig 6 Dual Rail Domino Logic Full Adder

**3.3.1 Dual Rail Domino Logic Full Adder** A Dual Rail Domino Logic Full Adder is a computerized circuit that performs twofold expansion utilizing the Double Rail Domino Rationale configuration approach. In this unique circumstance, the full viper is a vital part of math circuits, equipped for adding two paired numbers alongside a convey input. The Double Rail Domino Rationale utilizes integral signs (double rails) to address rationale values, and this is stretched out to the full viper execution. The full viper is regularly made out of XOR, AND, and rationale entryways. In

the Double Rail Domino Rationale variant, these entryways work on reciprocal sets of signs (P and N), addressing the positive and negative periods of the rationale states.

**3.4 Dynamic Differential Cascade Voltage Switch Logic** Dynamic Differential Cascade Voltage Switch Rationale (DCVSL) is a kind of computerized rationale family utilized in coordinated circuit plans. DCVSL consolidates components of both unique rationale and cascade voltage change rationale to accomplish harmony among speed and power productivity.




Fig 7 Dynamic Differential Cascade Voltage Switch Logic

#### IV.RESULT AND DISCUSSION

Tanner EDA is a suite of tools for the design of integrated circuits. These tools allow you to enter schematics, perform Spice simulations, do physical design (i.e., chip layout), and perform design rule checks (DRC) and layout versus schematic (LVS) checks. 3 tools are used for this process: S-edit, T-SPICE, and L-edit.

##### 4.1 Logical Circuits




Fig 8 Pseudo NMOS Waveforms




Fig 9 Static CMOS NAND waveforms

The draw-up network in logical circuits commonly includes a resistor associated with the resulting hub and the power supply voltage (VDD). This resistor goes about as a powerless draw-up component, permitting the result to go high when the NMOS semiconductors in the draw-down network are switched off.

**4.2 Full adder Circuits** The result wave types of full adder circuits of Static CMOS, Double Rail Domino, and Pseudo NMOS which are carried out utilizing 45nm innovation are recreated in the T-Spice test system as given below.




Fig 10 Static CMOS Full adder waveforms

Table 1: Area-power, delay results

Logical Circuit	Area	Power(watts)	Delay(seconds)
Static CMOS	4	$4.065621e^{-006}$	0.47
Static CMOS FA	30	$6.570936e^{-006}$	0.69
Pseudo NMOS	14	$5.630067e^{-006}$	1.14

### V.CONCLUSION

In this project different CMOS rationale styles, for example, Static CMOS rationale, Double Rail Domino rationale, DDCVS rationale, and Pseudo NMOS rationale in different CMOS rationale entryways, for example, AND, NAND, XOR, XNOR have been carried out. A combinational circuit like a full viper is carried out in different styles, and power and region computations have been finished. Among all the four method adders Pseudo NMOS has less region and less power dissemination.

### VI. FUTURE SCOPE

Examining power-region compromises in different CMOS advancements includes assessing semiconductor measuring, innovation hubs, voltage scaling, and circuit plans. Semiconductor estimating investigation looks at the effect of fluctuating sizes on power utilization and chip region. Looking at changed innovation hubs figures out their consequences for power and region proficiency. Voltage scaling investigation surveys compromises between diminished power and expected influences on execution. Looking at circuit plan strategies like power and clock gating uncovers their impact on power and the region above.

### REFERENCES

[1] A Textbook Neil HWESTE and Davis Harris “CMOS VLSI DESIGN — a Circuit and Design Perspective “  
 [2] Voklojizz R Montoya Design “Performance Trade-off in CMOS Domino Logic” IEEE Journal of Solid State Circuit vol 121, PP:304-309,1986  
 [3] “Analysis and Comparison on Full Adder Block in Submicron Technology” Massimo Alioto, Member, IEEE, and Gaetano Palumbo, Senior Member, IEEE 4 Delay Uncertainty Due to Supply Variations in Static and Dynamic Full Adders  
 [4] Cell-Based Array for Deep Submicron Technologies | by James Boe – Kian Oey  
 [5] A Textbook Rene Van Leuken & Alexandar DeGraaf — “Designing CMOS Circuits for Low Power”  
 [6] “Mixed swing Quad rail for Low power dual rail domino logic” by Bharath Ram Subramanian Sun Microsystems.  
 [7] “Evaluation of high-speed low voltage noise immune CMOS design style” thesis University of SIM by



- [8] Ding, L., & Mazumder, P. (2004). On “Circuit Techniques to Improve Noise Immunity of CMOS Dynamic Logic”. *IEEE Transactions on Very Large Scale Integrated System*, VOL. 12, NO.9
- [9]L. Heller et al., —Cascade Voltage Switch Logic: A Differential CMOS Logic Family,” *Proc. IEEE ISSCC Conference*, pp. 16–17, February 1984
- [10]A. Matsuzawa, "Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment", *IEEE J. Solid-State Circuits*, vol. 29, pp. 470-486, Apr. 1994.



INTERNATIONAL  
STANDARD  
SERIAL  
NUMBER  
INDIA



# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

 9940 572 462  6381 907 438  [ijirset@gmail.com](mailto:ijirset@gmail.com)



[www.ijirset.com](http://www.ijirset.com)

Scan to save the contact details