

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

EDIA

# International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 13, Issue 9, September 2024

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

## Impact Factor: 8.524

9940 572 462

6381 907 438

 $\bigcirc$ 





International Journal of Innovative Research of Science, Engineering and Technology (IJIRSET)



www.ijirset.com |A Monthly, Peer Reviewed & Referred Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

#### Volume 13, Issue 9, September 2024

|DOI: 10.15680/IJIRSET.2024.1309074|

## System Design & SI Simulations for Driver Monitoring System

#### Kush Desai

U.G. Student, Vishwakarma Government Engineering College, Ahmedabad, Gujarat, India

**ABSTRACT**: To study all the SI-related hardware challenges through design and simulations and learn a typical embedded system design workflow, a driver monitoring system is attempted to design and illustrated as an example. The driver monitoring system is chosen given its complex electrical architecture, the need for high-speed interconnects (Camera, Storage, etc.) on PCB, and a wide range of use cases in the field (Driver safety, evidence for insurance, etc.).

KEYWORDS: Schematic Design, SI (Signal Integrity), High-Speed, PCB Design, Camera, Storage

#### I. INTRODUCTION

Over the last few years, the design of printed circuit boards (PCBs) has become more complicated as the margin of error in electrical designs has shrunk dramatically, and the chances of system failure are extremely high if due attention is not given during design. Simulation-driven design is the best approach that is being adopted across the industry to combat it. Signal integrity is one of modern electronic systems' most important design requirements. Through rigorous SI simulation, SI issues such as "delays," "ringing," "crosstalk," and "EMI" can be identified. Once possible issues have been figured out, layout constraints could be implemented to increase performance. A high-performance product with improved reliability and lower cost can be generated by addressing SI problems early in the engineering builds. The primary objective of this paper is to illustrate guidelines for designing a PCB and build confidence through SI simulations.

The paper is organized as follows: Section II describes the block-level architecture and how the system helps serve the purpose. Section III describes schematic and Design guidelines. Section IV presents simulation results showing the signal integrity performance. Finally, Section V presents the conclusion.

#### **II. LITERATURE SURVEY**

Using a camera, the system tracks the driver's actions and stores the data on a micro card. Additionally, the vehicle's movements are monitored using a 9-axis sensor, contributing to a comprehensive driver activity tracking solution. This PCB is designed for use in a car-mounted solution, making it suitable for a wide range of commercial vehicles. The finished product can be easily installed on a car's windshield, providing a reliable means to record the driver's actions during operation.

Some insurance companies may require evidence to determine the driver's liability in the event of an accident. This PCB can provide crucial video evidence, helping to establish the sequence of events and potentially reducing the driver's liability costs. As a result, the device helps to cut down on an individual's liability costs by giving them recorded videos as proof. This lets the car owner monitor the driver's behavior, driving skills, etc. Here is the top-level diagram of the system we intend to build.





www.ijirset.com |A Monthly, Peer Reviewed & Referred Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

#### Volume 13, Issue 9, September 2024

#### |DOI: 10.15680/IJIRSET.2024.1309074|



Fig. 1. Architecture Diagram

#### III. METHODOLOGY

The first step is determining the system's power consumption and number of components, followed by schematic design, layout design, simulations, and design improvements through simulation feedback. OrCAD Capture and Cadence Allegro are used to make schematics and layouts, respectively. Ansys HFSS is used for SI simulations.

Schematic Considerations:

- 1. Choose discrete components based on the needs of the power supply and be careful using bulk capacitors at the IC's input and output; critical to consider a low ESR capacitor to reduce the ripple
- 2. Keep an LC filter to adjust the power supply for noise or ripples
- 3. Check termination and AC capacitance requirements for High-Speed
- 4. If EMI is a concern, CMC could be an option to reject common mode noise
- 5. If the Eye-margin is limited, consider using Re-driver/Re-timer

Layout Considerations:

- 1. The power components should be placed so as to make the high current flow paths as short as to reduce the AC impedance and conduction losses
- 2. Putting the decoupling capacitors near the processor pins and connecting them directly to the pins is the best way to reduce connection impedance without using vias
- 3. Maintaining characteristic impedance all along the path is key for reducing return loss
- 4. Consider lower length of traces, less number of vias, and stripline routing to better insertion loss
- 5. To eliminate timing errors, inter-pair, and intra-pair skew matching is a must depending on RX requirements

#### **IV. RESULTS**

Schematic Design







www.ijirset.com |A Monthly, Peer Reviewed & Referred Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

### Volume 13, Issue 9, September 2024

#### |DOI: 10.15680/IJIRSET.2024.1309074|





(b)





(c)

Fig. 2. Schematic Design Sections (a) High-Speed (b) Power Supply (c) Controller

Layout Design



IJIRSET©2024





www.ijirset.com |A Monthly, Peer Reviewed & Referred Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

### Volume 13, Issue 9, September 2024 |DOI: 10.15680/IJIRSET.2024.1309074|



(b)



(c)



(d)

Fig. 3. PCB Routing Layers (a) Top (b) ISL-2 (c) ISL-3 (d) Bottom





|www.ijirset.com |A Monthly, Peer Reviewed & Referred Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

## Volume 13, Issue 9, September 2024 |DOI: 10.15680/IJIRSET.2024.1309074|

Signal Integrity Simulation



(a)



(b)

Fig. 4 SI Simulations (a) Eye Diagram (b) S21 (Insertion Loss), S11 (Return Loss)

#### V. CONCLUSION

In summary, the evolution of printed circuit board (PCB) design towards greater complexity underscores the challenges posed by increasing circuit integration in smaller consumer devices. The shrinking margin of error in electrical designs necessitates meticulous attention during the design phase to prevent system functional failures. Simulation-driven design decisions emerge as crucial tools in mitigating these risks. Signal integrity (SI) and power integrity are pivotal requirements in modern electromagnetic interference (EMI) can significantly impact performance. Implementing layout constraints and termination procedures effectively addresses SI concerns, enhancing reliability and cost-effectiveness. Though this paper only covers Signal Integrity (SI) simulations, this work could be extended to Power Integrity (PI) simulations - like DCIR, AC Transient, PSRR, etc.

#### REFERENCES

- Erica Ting Mei Shang, Lee Sheng Chyan and P. Sebastian, "Signal integrity analysis for high speed digital circuit," 2010 International Conference on Intelligent and Advanced Systems, Kuala Lumpur, Malaysia, 2010, pp. 1-6,doi:10.1109/ICIAS.2010.5716113
- 2. J. Fan, "Signal integrity," in IEEE Electromagnetic Compatibility Magazine, vol. 6, no. 4, pp. 115-115, Fourth Quarter 2017, doi: 10.1109/MEMC.0.8272298



International Journal of Innovative Research of Science, Engineering and Technology (IJIRSET)



|www.ijirset.com |A Monthly, Peer Reviewed & Referred Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

#### Volume 13, Issue 9, September 2024

#### |DOI: 10.15680/IJIRSET.2024.1309074|

- 3. R. Kashif and F. Lin, "Signal integrity problems in electronic designing," 2015 Asia-Pacific Microwave Conference (APMC), Nanjing, China, 2015, pp. 1-3, doi: 10.1109/APMC.2015.7412979
- 4. "Signal integrity," 2016 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS), Honolulu, HI, USA, 2016, pp. 15-15, doi: 10.1109/EDAPS.2016.7893113
- J. Liu, M. Zhang and G. Hu, "Analysis of Power Supply And Signal Integrity of High Speed PCB Board," 2019 IEEE 8th Joint International Information Technology and Artificial Intelligence Conference (ITAIC), Chongqing, China, 2019, pp. 412-416, doi: 10.1109/ITAIC.2019.8785842
- Toyobur Rahman, Zhaowen Yan and Idrissa Abubakar, "Signal integrity for high speed digital design," Proceedings of the 9th International Symposium on Antennas, Propagation and EM Theory, Guangzhou, China, 2010, pp. 1113-1115, doi: 10.1109/ISAPE.2010.5696672









# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com